參數(shù)資料
型號： DSP56367UM
廠商： 飛思卡爾半導體(中國)有限公司
元件分類： 數(shù)字信號處理
英文描述： 24-Bit Audio Digital Signal Processor
中文描述： 24位音頻數(shù)字信號處理器
文件頁數(shù)： 16/100頁
文件大?。?/td> 1039K
代理商： DSP56367UM
Serial Host Interface
DSP56367 Technical Data, Rev. 2.1
2-12
Freescale Semiconductor
MOSI
HA0
Input or
Output
Input
Tri-Stated
SPI Master-Out-Slave-In
—When the SPI is configured as a master, MOSI is the
master data output line. The MOSI signal is used in conjunction with the MISO
signal for transmitting and receiving serial data. MOSI is the slave data input line
when the SPI is configured as a slave. This signal is a Schmitt-trigger input when
configured for the SPI Slave mode.
I
2
C Slave Address 0
—This signal uses a Schmitt-trigger input when configured for
the I
2
C mode. When configured for I
2
C slave mode, the HA0 signal is used to form
the slave device address. HA0 is ignored when configured for the I
2
C master mode.
This signal is tri-stated during hardware, software, and individual reset. Thus, there
is no need for an external pull-up in this state.
This input is 3.3V tolerant.
SS
HA2
Input
Input
Tri-Stated
SPI Slave Select
—This signal is an active low Schmitt-trigger input when
configured for the SPI mode. When configured for the SPI Slave mode, this signal
is used to enable the SPI slave for transfer. When configured for the SPI master
mode, this signal should be kept deasserted (pulled high). If it is asserted while
configured as SPI master, a bus error condition is flagged. If SS is deasserted, the
SHI ignores SCK clocks and keeps the MISO output signal in the high-impedance
state.
I
2
C Slave Address 2
—This signal uses a Schmitt-trigger input when configured for
the I
2
C mode. When configured for the I
2
C Slave mode, the HA2 signal is used to
form the slave device address. HA2 is ignored in the I
2
C master mode.
This signal is tri-stated during hardware, software, and individual reset. Thus, there
is no need for an external pull-up in this state.
This input is 3.3V tolerant.
HREQ
Input or
Output
Tri-Stated
Host Request
—This signal is an active low Schmitt-trigger input when configured
for the master mode but an active low output when configured for the slave mode.
When configured for the slave mode, HREQ is asserted to indicate that the SHI is
ready for the next data word transfer and deasserted at the first clock pulse of the
new data word transfer. When configured for the master mode, HREQ is an input.
When asserted by the external slave device, it will trigger the start of the data word
transfer by the master. After finishing the data word transfer, the master will await
the next assertion of HREQ to proceed to the next transfer.
This signal is tri-stated during hardware, software, personal reset, or when the
HREQ1–HREQ0 bits in the HCSR are cleared. There is no need for external pull-up
in this state.
This input is 3.3V tolerant.
Table 2-10 Serial Host Interface Signals (continued)
Signal
Name
Signal
Type
State During
Reset
Signal Description
相關PDF資料
PDF描述
DSP56600 Implementing Viterbi Decoders Using the VSL Instruction on DSP Families
DSP56852E 16-bit Digital Signal Controllers
DSP56852VFE 16-bit Digital Signal Controllers
DSP56853E 16-bit Digital Signal Controllers
DSP56853FG120 16-bit Digital Signal Controllers
相關代理商/技術參數(shù)
參數(shù)描述
DSP56371 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:high density CMOS device
DSP56371AF180 制造商:Freescale Semiconductor 功能描述:
DSP56371D 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:high density CMOS device
DSP56371UM 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:DSP56371UM
DSP56374 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:high density CMOS device with 3.3 V inputs and outputs
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*