參數(shù)資料
型號(hào)： DSP56367UM
廠商： 飛思卡爾半導(dǎo)體(中國(guó))有限公司
元件分類(lèi)： 數(shù)字信號(hào)處理
英文描述： 24-Bit Audio Digital Signal Processor
中文描述： 24位音頻數(shù)字信號(hào)處理器
文件頁(yè)數(shù)： 67/100頁(yè)
文件大?。?/td> 1039K
代理商： DSP56367UM
Serial Host Interface (SHI) I
2
C Protocol Timing
DSP56367 Technical Data, Rev. 2.1
Freescale Semiconductor
3-43
175 SCL low period
T
LOW
4.7
—
1.3
—
μ
s
176 SCL high period
T
HIGH
4.0
—
1.3
—
μ
s
177 SCL and SDA rise time
T
R
—
1000
20 + 0.1
×
C
b
300
ns
178 SCL and SDA fall time
T
F
—
300
20 + 0.1
×
C
b
300
ns
179 Data set-up time
T
SU;DAT
250
—
100
—
ns
180 Data hold time
T
HD;DAT
0.0
—
0.0
0.9
μ
s
181 DSP clock frequency
Filters bypassed
Narrow filters enabled
Wide filters enabled
F
DSP
10.6
11.8
13.1
—
—
—
28.5
39.7
61.0
—
—
—
MHz
182 SCL low to data out valid
T
VD;DAT
—
3.4
—
0.9
μ
s
183 Stop condition setup time
T
SU;STO
4.0
—
0.6
—
μ
s
184 HREQ in deassertion to last SCL edge (HREQ in set-up
time)
t
SU;RQI
0.0
—
0.0
—
ns
186 First SCL sampling edge to HREQ output deassertion
2
Filters bypassed
Narrow filters enabled
Wide filters enabled
T
NG;RQO
2
×
T
C
+ 30
2
×
T
C
+ 120
2
×
T
C
+ 208
—
—
—
50
140
228
—
—
—
50
140
228
ns
187 Last SCL edge to HREQ output not deasserted
2
Filters bypassed
Narrow filters enabled
Wide filters enabled
T
AS;RQO
2
×
T
C
+ 30
2
×
T
C
+ 80
2
×
T
C
+ 135
50
100
155
—
—
—
50
100
155
—
—
—
ns
188 HREQ in assertion to first SCL edge
Filters bypassed
Narrow filters enabled
Wide filters enabled
T
AS;RQI
0.5
×
T
I
2
CCP
-
0.5
×
T
C
- 21
4327
4282
4238
—
—
—
927
882
838
—
—
—
ns
187 First SCL edge to HREQ in not asserted (HREQ in hold
time.)
t
HO;RQI
0.0
—
0.0
—
ns
1
V
CC
= 1.8 V ± 5%; T
J
= –40°C to +95°C, C
L
= 50 pF
2
Pull-up resistor: R
P (min)
= 1.5 kOhm
3
Capacitive load: C
b (max)
= 400 pF
4
It is recommended to enable the wide filters when operating in the I
2
C Standard Mode.
5
The timing values are derived from frequencies not exceeding 100 MHz.
6
It is recommended to enable the narrow filters when operating in the I
2
C Fast Mode.
Table 3-17 SHI I
2
C Protocol Timing (continued)
Standard I
2
C
No.
Characteristics
1, 2, 3
Symbol/
Expression
Standard
4, 5
Fast-Mode
5, 6
Unit
Min
Max
Min
Max
相關(guān)PDF資料
PDF描述
DSP56600 Implementing Viterbi Decoders Using the VSL Instruction on DSP Families
DSP56852E 16-bit Digital Signal Controllers
DSP56852VFE 16-bit Digital Signal Controllers
DSP56853E 16-bit Digital Signal Controllers
DSP56853FG120 16-bit Digital Signal Controllers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56371 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:high density CMOS device
DSP56371AF180 制造商:Freescale Semiconductor 功能描述:
DSP56371D 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:high density CMOS device
DSP56371UM 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:DSP56371UM
DSP56374 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:high density CMOS device with 3.3 V inputs and outputs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*