- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380227 > CYW15G0201DXB (Cypress Semiconductor Corp.) Dual-channel HOTLink II Transceiver(雙通道HOTLink II收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | CYW15G0201DXB |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Dual-channel HOTLink II Transceiver(雙通道HOTLink II收發(fā)器) |
| 中文描述： | 雙通道HOTLink II收發(fā)器（雙通道的HOTLink二收發(fā)器） |
| 文件頁數(shù)： | 2/46頁 |
| 文件大?。?/td> | 661K |
| 代理商： | CYW15G0201DXB |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
CYW15G0201DXB
CYV15G0201DXB
CYP15G0201DXB
Document #: 38-02058 Rev. *H
Page 2 of 46
The CYW15G0201DXB
[1]
operates from 195 to 1540 MBaud,
which includes operation at the OBSAI RP3 datarate of both
1536 MBaud and 768 MBaud.
The two channels may be combined to allow transport of wide
buses across significant distances with minimal concern for
offsets in clock phase or link delay. Each transmit channel
accepts parallel characters in an Input Register, encodes each
character for transport, and converts it to serial data. Each
receive channel accepts serial data and converts it to parallel
data, decodes the data into characters, and presents these
characters to an Output Register.
Figure 1
illustrates typical
connections between independent host systems and corre-
sponding CYP(V)(W)15G0201DXB parts. As a second-gener-
ation HOTLink device, the CYP(V)(W)15G0201DXB extends
the HOTLink family with enhanced levels of integration and
faster data rates, while maintaining serial-link compatibility
(data, command, and BIST) with other HOTLink devices.
The transmit (TX) section of the CYP(V)(W)15G0201DXB
Dual HOTLink II consists of two byte-wide channels that can
be operated independently or bonded to form wider buses.
Each channel can accept either 8-bit data characters or
pre-encoded 10-bit transmission characters. Data characters
are passed from the Transmit Input Register to an embedded
8B/10B Encoder to improve their serial transmission charac-
teristics. These encoded characters are then serialized and
output from dual Positive ECL (PECL) compatible differential
transmission-line drivers at a bit-rate of either 10 or 20 times
the input reference clock.
The receive (RX) section of the CYP(V)(W)15G0201DXB Dual
HOTLink II consists of two byte-wide channels that can be
operated independently or synchronously bonded for greater
bandwidth. Each channel accepts a serial bit-stream from one
of two PECL-compatible differential line receivers and, using
a completely integrated PLL Clock Synchronizer, recovers the
timing information necessary for data reconstruction. Each
recovered bit-stream is deserialized and framed into
characters, 8B/10B decoded, and checked for transmission
errors. Recovered decoded characters are then written to an
internal Elasticity Buffer, and presented to the destination host
system. The integrated 8B/10B Encoder/Decoder may be
bypassed for systems that present externally encoded or
scrambled data at the parallel interface.
For those systems using buses wider than a single byte, the
two independent receive paths can be bonded together to
allow synchronous delivery of data across a two-byte-wide
(16-bit) path.
The parallel I/O interface may be configured for numerous
forms of clocking to provide the highest flexibility in system
architecture. In addition to clocking the transmit path interfaces
from one of multiple sources, the receive interface may be
configured to present data relative to a recovered clock or to a
local reference clock.
Each transmit and receive channel contains independent
Built-In Self-Test (BIST) pattern generators and checkers. This
BIST hardware allows at-speed testing of the high-speed
serial data paths in each transmit and receive section, and
across the interconnecting links.
HOTLink II devices are ideal for a variety of applications where
parallel interfaces can be replaced with high-speed,
point-to-point serial links. Some applications include
interconnecting
backplanes
base-stations, servers and video transmission systems.
The CYV15G0201DXB is verified by testing to be compliant to
all the pathological test patterns, documented in SMPTE
EG34-1999 for both the SMPTE 259M and 292M signaling
rates. The tests ensure that the receiver recovers data with no
errors for the following patterns:
1. Repetitions of 20 ones and 20 zeros.
2. Single burst of 44 ones or 44 zeros.
3. Repetitions of 19 ones followed by 1 zero or 19 zeros
followed by 1 one.
on
switches,
routers,
相關PDF資料 |
PDF描述 |
|---|---|
| CYW15G0401DXB | Quad HOTLink II Transceiver(四熱連接II收發(fā)器) |
| CYW2330 | Dual Serial Input PLL with 2.5-GHz and 600-MHz Prescalers |
| CYW2331 | Dual Serial Input PLL with 2.0-GHz and 600-MHz Prescalers |
| CYW2336 | Dual Serial Input PLL with 2.0- and 1.1-GHz Prescalers(帶2.0-GHz 預標定器的串聯(lián)輸入PLL) |
| CYW256OXC | Multiconductor Paired Security UTP Cable; Number of Conductors:8; Conductor Size AWG:23; No. Strands x Strand Size:Solid; Jacket Material:Polyvinylchloride (PVC); Number of Pairs:4; Impedance:100ohm; Jacket Color:Gray RoHS Compliant: Yes |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CYW15G0201DXB-BBC | 功能描述:電信線路管理 IC Dual Ch XCVR COM RoHS:否 制造商:STMicroelectronics 產品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYW15G0201DXB-BBI | 功能描述:電信線路管理 IC Dual Ch XCVR IND RoHS:否 制造商:STMicroelectronics 產品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYW15G0201DXB-BBXC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Dual-channel HOTLink II⑩ Transceiver |
| CYW15G0201DXB-BBXI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Dual-channel HOTLink II⑩ Transceiver |
| CYW15G0401DXB | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Quad HOTLink II⑩ Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復。