參數(shù)資料
型號: CYRF69213
廠商: Cypress Semiconductor Corp.
英文描述: Programmable Radio on Chip Low Power
中文描述: 可編程片上無線電低功耗
文件頁數(shù): 51/85頁
文件大小: 731K
代理商: CYRF69213
CYRF69213
Document #: 001-07552 Rev. *B
Page 51 of 85
Endpoint 0 Mode
Because both firmware and the SIE are allowed to write to the
Endpoint 0 Mode and Count Registers the SIE provides an
interlocking mechanism to prevent accidental overwriting of
data.
When the SIE writes to these registers they are locked and the
processor cannot write to them until after it has read them.
Writing to this register clears the upper four bits regardless of
the value written.
Table 78.Endpoint 0 Mode (EP0MODE) [0x44] [R/W]
Bit #
7
6
5
4
3
2
1
0
Field
Read/Write
Default
Bit 7
Setup
Received
R/C[3]
0
SETUP Received
This bit is set by hardware when a valid SETUP packet is received. It is forced HIGH from the start of the data packet phase of
the SETUP transactions until the end of the data phase of a control write transfer and cannot be cleared during this interval.
While this bit is set to ‘1’, the CPU cannot write to the EP0 FIFO. This prevents firmware from overwriting an incoming SETUP
transaction before firmware has a chance to read the SETUP data
This bit is cleared by any non-locked writes to the register
0 = No SETUP received
1 = SETUP received
IN Received
This bit, when set, indicates a valid IN packet has been received. This bit is updated to ‘1’ after the host acknowledges an IN
data packet.When clear, it indicates that either no IN has been received or that the host didn’t acknowledge the IN data by send-
ing an ACK handshake
This bit is cleared by any non-locked writes to the register.
0 = No IN received
1 = IN received
OUT Received
This bit, when set, indicates a valid OUT packet has been received and ACKed. This bit is updated to ‘1’ after the last received
packet in an OUT transaction. When clear, it indicates no OUT received
This bit is cleared by any non-locked writes to the register
0 = No OUT received
1 = OUT received
ACK’d Transaction
The ACK’d transaction bit is set whenever the SIE engages in a transaction to the register’s endpoint that completes with a ACK
packet
This bit is cleared by any non-locked writes to the register
1 = The transaction completes with an ACK
0 = The transaction does not complete with an ACK
Mode [3:0]
The endpoint modes determine how the SIE responds to USB traffic that the host sends to the endpoint. The mode controls how
the USB SIE responds to traffic and how the USB SIE will change the mode of that endpoint as a result of host packets to the
endpoint
IN Received
OUT Received
ACK’d Trans
Mode[3:0]
R/C[3]
0
R/C[3]
0
R/C[3]
0
R/W
0
R/W
0
R/W
0
R/W
0
Bit 6
Bit 5
Bit 4
Bits 3:0
[+] Feedback
相關(guān)PDF資料
PDF描述
CYRF69213-40LFXC Programmable Radio on Chip Low Power
CYRF6936-40LFXC WirelessUSB⑩ LP 2.4 GHz Radio SoC
CYS25G0101DX-ATC SONET OC-48 Transceiver
CYS25G0101DX-ATI SONET OC-48 Transceiver
CYS25G0101DX-ATXC SONET OC-48 Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYRF69213_08 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power
CYRF69213_13 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power
CYRF69213-40LFXC 功能描述:射頻接收器 PRoC LP COM RoHS:否 制造商:Skyworks Solutions, Inc. 類型:GPS Receiver 封裝 / 箱體:QFN-24 工作頻率:4.092 MHz 工作電源電壓:3.3 V 封裝:Reel
CYRF69213-40LTXC 功能描述:8位微控制器 -MCU Programmable Radio on Chip Low Power RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
CYRF69213A-40LFXC 功能描述:8位微控制器 -MCU Programmable Radio on Chip Low Power RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT