- 您現在的位置：買賣IC網 > PDF目錄380224 > CYRF69213 (Cypress Semiconductor Corp.) Programmable Radio on Chip Low Power PDF資料下載
參數資料
| 型號： | CYRF69213 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Programmable Radio on Chip Low Power |
| 中文描述： | 可編程片上無線電低功耗 |
| 文件頁數： | 37/85頁 |
| 文件大?。?/td> | 731K |
| 代理商： | CYRF69213 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
CYRF69213
Document #: 001-07552 Rev. *B
Page 37 of 85
Table 51.P1.3 Configuration (P13CR) [0x10] [R/W]
Bit #
Field
Read/Write
Default
This register controls the operation of the P1.3 pin. This register exists in all CYRF69213 parts
The P1.3 GPIO’s threshold is always set to TTL
When the SPI hardware is enabled, the output enable and output state of the pin is controlled by the SPI circuitry. When the SPI hardware is
disabled, the pin is controlled by the Output Enable bit and the corresponding bit in the P1 data register
Regardless of whether the pin is used as an SPI or GPIO pin the Int Enable, Int act Low, 3.3V Drive, High Sink, Open Drain, and Pull-up Enable
control the behavior of the pin
The 50-mA sink drive capability is only available in the CY7C638xx.
7
6
5
4
3
2
1
0
Reserved
–
0
Int Enable
R/W
0
Int Act Low
R/W
0
3.3V Drive
R/W
0
High Sink
R/W
0
Open Drain
R/W
0
Pull-up Enable Output Enable
R/W
0
R/W
0
Table 52.P1.4–P1.6 Configuration (P14CR–P16CR) [0x11–0x13] [R/W]
Bit #
Field
Read/Write
Default
These registers control the operation of pins P1.4–P1.6, respectively
The P1.4–P1.6 GPIO’s threshold is always set to TTL
When the SPI hardware is enabled, pins that are configured as SPI Use have their output enable and output state controlled by the SPI circuitry.
When the SPI hardware is disabled or a pin has its SPI Use bit clear, the pin is controlled by the Output Enable bit and the corresponding bit in
the P1 data register
Regardless of whether any pin is used as an SPI or GPIO pin the Int Enable, Int act Low, 3.3V Drive, High Sink, Open Drain, and Pull-up Enable
control the behavior of the pin
Bit 7
SPI Use
0 = Disable the SPI alternate function. The pin is used as a GPIO
1 = Enable the SPI function. The SPI circuitry controls the output of the pin
Important Note
for Comm Modes 01 or 10 (SPI Master or SPI Slave, see
Table 56
)
When configured for SPI (SPI Use = 1 and Comm Modes [1:0] = SPI Master or SPI Slave mode), the input/output direction of pins P1.3, P1.5,
and P1.6 is set automatically by the SPI logic. However, pin P1.4's input/output direction is NOT automatically set; it must be explicitly set by
firmware. For SPI Master mode, pin P1.4 must be configured as an output; for SPI Slave mode, pin P1.4 must be configured as an input
7
6
5
4
3
2
1
0
SPI Use
R/W
0
Int Enable
R/W
0
Int Act Low
R/W
0
3.3V Drive
R/W
0
High Sink
R/W
0
Open Drain
R/W
0
Pull-up Enable Output Enable
R/W
0
R/W
0
Table 53. P1.7 Configuration (P17CR) [0x14] [R/W]
Bit #
Field
Read/Write
Default
This register controls the operation of pin P1.7. This register only exists in CY7C638xx
The 50-mA sink drive capability is only available in the CY7C638xx. The P1.7 GPIO’s threshold is always set to TTL
7
6
5
4
3
2
1
0
Reserved
–
0
Int Enable
R/W
0
Int Act Low
R/W
0
TTL Thresh
R/W
0
High Sink
R/W
0
Open Drain
R/W
0
Pull-up Enable Output Enable
R/W
1
R/W
0
Table 54.P2 Configuration (P2CR) [0x15] [R/W]
Bit #
Field
Read/Write
Default
This register only exists in CY7C638xx. This register controls the operation of pins P2.0–P2.1. In the CY7C638xx, only 8-mA sink drive capability
is available on this pin regardless of the setting of the High Sink bit
7
6
5
4
3
2
1
0
Reserved
–
0
Int Enable
R/W
0
Int Act Low
R/W
0
TTL Thresh
R/W
0
High Sink
R/W
0
Open Drain
R/W
0
Pull-up Enable Output Enable
R/W
0
R/W
0
[+] Feedback
相關PDF資料 |
PDF描述 |
|---|---|
| CYRF69213-40LFXC | Programmable Radio on Chip Low Power |
| CYRF6936-40LFXC | WirelessUSB⑩ LP 2.4 GHz Radio SoC |
| CYS25G0101DX-ATC | SONET OC-48 Transceiver |
| CYS25G0101DX-ATI | SONET OC-48 Transceiver |
| CYS25G0101DX-ATXC | SONET OC-48 Transceiver |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CYRF69213_08 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power |
| CYRF69213_13 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power |
| CYRF69213-40LFXC | 功能描述:射頻接收器 PRoC LP COM RoHS:否 制造商:Skyworks Solutions, Inc. 類型:GPS Receiver 封裝 / 箱體:QFN-24 工作頻率:4.092 MHz 工作電源電壓:3.3 V 封裝:Reel |
| CYRF69213-40LTXC | 功能描述:8位微控制器 -MCU Programmable Radio on Chip Low Power RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| CYRF69213A-40LFXC | 功能描述:8位微控制器 -MCU Programmable Radio on Chip Low Power RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。