CPU16
REFERENCE MANUAL
INSTRUCTION GLOSSARY
MOTOROLA
6-1
SECTION 6 INSTRUCTION GLOSSARY
The instruction glossary presents detailed information concerning each CPU16 in-
struction in concise form.
6.1 Assembler Syntax
shows standard assembler syntax
formats.
6.2 Instructions
contains the glossary pages.
6.3 Condition Code Evalua-
tion
lists Boolean expressions used to determine the effect of instructions on condition
codes.
6.4 Instruction Set Summary
is a quick reference to the instruction set.
6.1 Assembler Syntax
Addressing mode determines standard assembler syntax.
Table 6-1
shows the stan-
dard formats. Bit set and clear instructions, bit condition branch instructions, jump
instructions, multiply and accumulate instructions, move instructions and register
stacking instructions have special syntax. Information on syntax is given on the appro-
priate glossary page.
APPENDIX B MOTOROLA ASSEMBLER SYNTAX
is a
de-
tailed syntax reference.
6.2 Instructions
Each instruction is listed alphabetically by mnemonic. Each listing contains complete
information about instruction format, operation, and the effect an operation has on the
condition code register.
The number of system clock cycles required to execute each instruction is also shown.
Cycle counts are based on bus accesses that require two system clock cycles each,
a 16-bit data bus, and aligned access. Cycle counts include system clock cycles re-
quired for prefetch, operand access, and internal operation. See
SECTION 8 IN-
STRUCTION TIMING
for more information.
Table 6-1 Standard Assembler Formats
Addressing Mode
Extended
Immediate
Indexed
Inherent
Relative
Instruction Mnemonic
Instruction Mnemonic
Instruction Mnemonic
Instruction Mnemonic
Instruction Mnemonic
Instruction Mnemonic
E,Index Register Symbol
Address Extension Operand
#Operand
Offset Operand,Index Register Symbol
Displacement
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.