
CPU16
REFERENCE MANUAL
INSTRUCTION TIMING
MOTOROLA
8-7
8.5.2 NEG (Negate) Instruction
The general form of this instruction is: NEG (operand). Examples show effects of var-
ious access parameters on a two-word instruction. Note that operand alignment af-
fects only the 8-bit operand data bus.
8.5.2.1 NEG EXT
8.5.2.2 NEG EXT
8.5.2.3 NEG EXT
16-bit operand data bus, 2 clocks per bus cycle
16-bit program data bus, 2 clocks per bus cycle
Number of
Accesses
Width
2
16
Number of
Accesses
Width
2
16
CL
T
8
CL
O
Operand
Bus
Number of
Bus Cycles
2
Number of
Bus Cycles
2
Clocks per
Bus Cycle
2
Clocks per
Bus Cycle
2
4
Program
Bus
CL
P
4
CL
I
0
8-bit operand data bus, 3 clocks per bus cycle, aligned
8-bit program data bus, 3 clocks per bus cycle
Number of
Accesses
Width
2
8
Number of
Accesses
Width
2
8
CL
T
18
CL
O
Operand
Bus
Number of
Bus Cycles
2
Number of
Bus Cycles
4
Clocks per
Bus Cycle
3
Clocks per
Bus Cycle
3
6
Program
Bus
CL
P
12
CL
I
0
16-bit operand data bus, 3 clocks per bus cycle
16-bit program data bus, 3 clocks per bus cycle
Number of
Accesses
Width
2
16
Number of
Accesses
Width
2
16
CL
T
12
Operand
Bus
Number of
Bus Cycles
2
Number of
Bus Cycles
2
Clocks per
Bus Cycle
3
Clocks per
Bus Cycle
3
6
Program
Bus
CL
P
6
CL
I
0
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.