CPU16
REFERENCE MANUAL
INSTRUCTION GLOSSARY
MOTOROLA
6-281
ORE
OR E
(E)
(M : M
+
1)
E
IMM16
IND16, X
IND16, Y
IND16, Z
EXT
IMM16
3737
3747
3757
3767
3777
373B
jj kk
gggg
gggg
gggg
hh ll
jj kk
4
6
6
6
6
4
—
—
—
—
0
—
ORP
1
OR Condition Code
Register
Push A
(CCR)
IMM16
CCR
PSHA
(SK : SP) + $0001
SK : SP
Push (A)
(SK : SP)
$0002
SK : SP
(SK : SP) + $0001
SK : SP
Push (B)
(SK : SP)
$0002
SK : SP
For mask bits 0 to 7:
INH
3708
—
4
—
—
—
—
—
—
—
—
PSHB
Push B
INH
3718
—
4
—
—
—
—
—
—
—
—
PSHM
Push Multiple
Registers
Mask bits:
0 = D
1 = E
2 = IX
3 = IY
4 = IZ
5 = K
6 = CCR
7 = (Reserved)
Push MAC Registers
Pull A
If mask bit set
Push register
(SK : SP)
2
SK : SP
IMM8
34
ii
4
+
2N
N =
number of
registers
pushed
—
—
—
—
—
—
—
—
PSHMAC
PULA
MAC Registers
Stack
(SK : SP) + $0002
SK : SP
Pull (A)
(SK : SP) – $0001
SK : SP
(SK : SP) + $0002
SK : SP
Pull (B)
(SK : SP) – $0001
SK : SP
For mask bits 0 to 7:
INH
INH
27B8
3709
—
—
14
6
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
PULB
Pull B
INH
3719
—
6
—
—
—
—
—
—
—
—
PULM
1
Pull Multiple Registers
Mask bits:
0 = CCR[15:4]
1 = K
2 = IZ
3 = IY
4 = IX
5 = E
6 = D
7 = (Reserved)
Pull MAC State
Repeating
Multiply and
Accumulate
Signed 16-Bit
Fractions
If mask bit set
(SK : SP) + 2
SK : SP
Pull register
IMM8
35
ii
4+2(N+1)
N =
number of
registers
pulled
PULMAC
RMAC
Stack
MAC Registers
Repeat until (E)
<
0
(AM) + (H)
(I)
AM
Qualified (IX)
IX;
Qualified (IY)
IY;
(M : M + 1)
X
H;
(M : M + 1)
Y
I
(E)
1
E
Until (E)
<
$0000
INH
IMM8
27B9
FB
—
16
—
—
—
—
—
—
—
—
—
—
—
—
—
—
xoyo
6 + 12
per
iteration
ROL
Rotate Left
IND8, X
IND8, Y
IND8, Z
IND16, X
IND16, Y
IND16, Z
EXT
INH
0C
1C
2C
170C
171C
172C
173C
370C
ff
ff
ff
gggg
gggg
gggg
hh ll
—
8
8
8
8
8
8
8
2
—
—
—
—
ROLA
Rotate Left A
—
—
—
—
ROLB
Rotate Left B
INH
371C
—
2
—
—
—
—
Table 6-36 Instruction Set Summary (Continued)
Mnemonic
Operation
Description
Address
Instruction
Condition Codes
Mode
Opcode
Operand
Cycles
S
MV
H
EV
N
Z
V
C
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.