MOTOROLA
6-32
INSTRUCTION GLOSSARY
CPU16
REFERENCE MANUAL
ANDP
Operation:
AND Condition Code Register
ANDP
(CCR)
≤
IMM16
CCR
Description:
Performs AND between the content of the condition code register
and an unsigned immediate operand, then replaces the content of
the CCR with the result.
To make certain that conditions for termination of LPSTOP and WAI
are correct, interrupts are not recognized until after the instruction
following ANDP executes. This prevents interrupt exception process-
ing during the period after the mask changes but before the follow-
ing instruction executes.
Syntax:
Standard
Condition Code Register:
S:
Cleared if bit 15 of operand = 0; else unchanged.
Cleared if bit 14 of operand = 0; else unchanged.
Cleared if bit 13 of operand = 0; else unchanged.
Cleared if bit 12 of operand = 0; else unchanged.
Cleared if bit 11 of operand = 0; else unchanged.
Cleared if bit 10 of operand = 0; else unchanged.
Cleared if bit 9 of operand = 0; else unchanged.
Cleared if bit 8 of operand = 0; else unchanged.
Each bit in field cleared if corresponding bit [7:5] of operand = 0; else unchanged.
Cleared if bit 4 of operand = 0; else unchanged.
Not affected.
Instruction Format:
MV:
H:
EV:
N:
Z:
V:
C:
IP:
SM:
PK:
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
S
MV
H
EV
N
Z
V
C
IP
SM
PK
—
Addressing Mode
IMM16
Opcode
373A
Operand
jjkk
Cycles
4
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.