參數資料
型號： BX80546KG3600FA
廠商： INTEL CORP
元件分類： 微控制器/微處理器
英文描述： 64-BIT, 3600 MHz, MICROPROCESSOR, CPGA604
封裝： FLIP CHIP, MICRO PGA-604
文件頁數： 47/106頁
文件大?。?/td> 4724K
代理商： BX80546KG3600FA
Datasheet
45
4
Signal Definitions
4.1
Signal Definitions
Table 4-1. Signal Definitions (Sheet 1 of 10)
Name
Type
Description
Notes
A[35:3]#
I/O
A[35:3]# (Address) define a 236-byte physical memory address space. In
sub-phase 1 of the address phase, these pins transmit the address of a
transaction. In sub-phase 2, these pins transmit transaction type
information. These signals must connect the appropriate pins of all agents
on the front side bus. A[35:3]# are protected by parity signals AP[1:0]#.
A[35:3]# are source synchronous signals and are latched into the receiving
buffers by ADSTB[1:0]#.
On the active-to-inactive transition of RESET#, the processors sample a
subset of the A[35:3]# pins to determine their power-on configuration. See
4
A20M#
I
If A20M# (Address-20 Mask) is asserted, the processor masks physical
address bit 20 (A20#) before looking up a line in any internal cache and
before driving a read/write transaction on the bus. Asserting A20M#
emulates the 8086 processor's address wrap-around at the 1 MB
boundary. Assertion of A20M# is only supported in real mode.
A20M# is an asynchronous signal. However, to ensure recognition of this
signal following an I/O write instruction, it must be valid along with the
TRDY# assertion of the corresponding I/O write bus transaction.
3
ADS#
I/O
ADS# (Address Strobe) is asserted to indicate the validity of the
transaction address on the A[35:3]# pins. All bus agents observe the ADS#
activation to begin parity checking, protocol checking, address decode,
internal snoop, or deferred reply ID match operations associated with the
new transaction. This signal must connect the appropriate pins on all (800
MHz) front side bus agents.
4
ADSTB[1:0]#
I/O
Address strobes are used to latch A[35:3]# and REQ[4:0]# on their rising
and falling edge. Strobes are associated with signals as shown below.
4
AP[1:0]#
I/O
AP[1:0]# (Address Parity) are driven by the request initiator along with
ADS#, A[35:3]#, and the transaction type on the REQ[4:0]# pins. A correct
parity signal is high if an even number of covered signals are low and low if
an odd number of covered signals are low. This allows parity to be high
when all the covered signals are high. AP[1:0]# should connect the
appropriate pins of all system bus agents. The following table defines the
coverage model of these signals.
4
Request Signals
Subphase 1
Subphase 2
A[35:24]#
AP0#
AP1#
A[23:3]#
AP1#
AP0#
REQ[4:0]#
AP1#
AP0#
Signals
Associated Strobes
REQ[4:0]#, A[16:3]#
ADSTB0#
A[35:17]#
ADSTB1#
相關PDF資料
PDF描述
BU-63925D0-301 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70
BU-63925F0-300 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70
BU-63925G3-201 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70
BU-64703B3-200 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CBGA80
BU-64703B8-192 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CBGA80
相關代理商/技術參數
參數描述
BX80546KG3600FUS L8P3 制造商:Intel 功能描述:MPU XEON NETBURST 64BIT 90NM 3.6GHZ 604PIN FCMPGA4 - Boxed Product (Development Kits)
BX80546PE2800E 制造商:Intel 功能描述:P4 Socket 478 2.8GHzE 533MHz with fan
BX80546PG3000E S L7PM 制造商:Intel 功能描述:
BX80546PG3000E S L8JZ 制造商:Intel 功能描述:
BX80546PG3200E 制造商:Intel 功能描述:MPU PENTIUM 4 PROCESSOR NETBURST 90NM 3.2GHZ - Boxed Product (Development Kits)
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*