參數(shù)資料
型號: BX80546KG3600FA
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: 64-BIT, 3600 MHz, MICROPROCESSOR, CPGA604
封裝: FLIP CHIP, MICRO PGA-604
文件頁數(shù): 16/106頁
文件大?。?/td> 4724K
代理商: BX80546KG3600FA
Datasheet
17
2
Electrical Specifications
2.1
Power and Ground Pins
For clean on-chip power distribution, the processor has 181 V
CC (power) and 185 VSS (ground)
inputs. All VCC pins must be connected to the processor power plane, while all VSS pins must be
connected to the system ground plane. The processor VCC pins must be supplied with the voltage
determined by the processor Voltage IDentification (VID) pins.
Eleven signals are denoted as V
TT, which provide termination for the front side bus and power to
the I/O buffers. The platform must implement a separate supply for these pins, which meets the VTT
specifications outlined in Table 2-8.
2.2
Decoupling Guidelines
Due to its large number of transistors and high internal clock speeds, the 64-bit
Intel Xeon processor with 2 MB L2 cache is capable of generating large average current swings
between low and full power states. This may cause voltages on power planes to sag below their
minimum values if bulk decoupling is not adequate. Larger bulk storage (CBULK), such as
electrolytic or aluminum-polymer capacitors, supply current during longer lasting changes in
current demand by the component, such as coming out of an idle condition. Similarly, they act as a
storage well for current when entering an idle condition from a running condition. Care must be
taken in the baseboard design to ensure that the voltage provided to the processor remains within
the specifications listed in Table 2-8. Failure to do so can result in timing violations or reduced
lifetime of the component.
2.2.1
VCC Decoupling
Regulator solutions need to provide bulk capacitance with a low Effective Series Resistance (ESR)
and the baseboard designer must assure a low interconnect resistance from the voltage regulator
(VRD or VRM pins) to the mPGA604 socket. The power delivery solution must insure the voltage
and current specifications are met (defined in Table 2-8).
2.2.2
V
TT Decoupling
Decoupling must be provided on the baseboard. Decoupling solutions must be sized to meet the
expected load. To insure optimal performance, various factors associated with the power delivery
solution must be considered including regulator type, power plane and trace sizing, and component
placement. A conservative decoupling solution would consist of a combination of low ESR bulk
capacitors and high frequency ceramic capacitors.
相關(guān)PDF資料
PDF描述
BU-63925D0-301 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70
BU-63925F0-300 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70
BU-63925G3-201 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70
BU-64703B3-200 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CBGA80
BU-64703B8-192 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CBGA80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BX80546KG3600FUS L8P3 制造商:Intel 功能描述:MPU XEON NETBURST 64BIT 90NM 3.6GHZ 604PIN FCMPGA4 - Boxed Product (Development Kits)
BX80546PE2800E 制造商:Intel 功能描述:P4 Socket 478 2.8GHzE 533MHz with fan
BX80546PG3000E S L7PM 制造商:Intel 功能描述:
BX80546PG3000E S L8JZ 制造商:Intel 功能描述:
BX80546PG3200E 制造商:Intel 功能描述:MPU PENTIUM 4 PROCESSOR NETBURST 90NM 3.2GHZ - Boxed Product (Development Kits)