- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375384 > AX88780_07 (ASIX Electronics Corporation) IC,D/A CONVERTER,MC144110DW, 6-BIT,5-15V,SOIC-20,3-7US SER. PDF資料下載
參數(shù)資料
| 型號： | AX88780_07 |
| 廠商： | ASIX Electronics Corporation |
| 英文描述： | IC,D/A CONVERTER,MC144110DW, 6-BIT,5-15V,SOIC-20,3-7US SER. |
| 中文描述： | 高性能非PCI單芯片32位10/100M自適應(yīng)快速以太網(wǎng)控制器 |
| 文件頁數(shù)： | 20/55頁 |
| 文件大小： | 379K |
| 代理商： | AX88780_07 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
AX88780
20
ASIX ELECTRONICS CORPORATION
4.4 TX_CFG--TX Configuration Register
Offset Address = 0xFC10 Default = 0x0000_0040
Field Name
Type
Default
31:7
-
R
All 0’s
6
TXCRCAP
R/W
1
Description
Reserved
TXCRC Auto-Append
When this bit is enabled, AX88780 will append CRC to the transmitted
packet in FCS field.
1 = enable
0 = disable
Reserved.
TX Checksum Generation
When this bit is enabled, AX88780 will append checksum to the transmitted
packet that is IP or TCP or UDP packet.
1 = enable
0 = disable
Reserved
TX Description Status
AX88780 reports which descriptor is transmitted now
Default: 00
5
4
-
R/W
R/W
0
0
TXCHKSUM
3:2
1:0
-
R
R
00
00
TXDS
4.5 TX_CMD--TX Command Register
Offset Address = 0xFC14 Default = 0x0000_0000
Field
Name
Type
Default
31:16
-
R
All 0’s
15
HWI
R/W
0
Description
Reserved
Host Writes Indication
Before host begins to send a packet to TX buffer, this bit should be set. At
the end of host writes the packet, this bit should be cleared.
1 = Start Writing
0 = End Writing
TX Descriptor Pointer
To specify which TX descriptor to be written.
Reserved
Byte Count.
Data length is written to transmitted buffer.
14:13
TXDP
R/W
00
12
11:0
-
R/W
R/W
0
All 0’s
DATALEN
4.6 TXBS--TX Buffer Status Register
Offset Address = 0xFC18 Default = 0x0000_0000
Field Name
Type
Default Description
31:4
-
R
All 0’s
8
INTXDS
R
0
Reserved
Internal TX descriptor status.
This bit reports the TX descriptor status. When there is data to be transmitted,
this bit will be set to ‘1’ otherwise it will be ‘0’
1 = have data in TX buffer
0 = all data are transmitted to cable
Reserved
TX Descriptor In Transmitting
These status bits indicate which descriptor is transmitting now.
00: Descriptor 0 in transmitting
01: Descriptor 1 in transmitting
10: Descriptor 2 in transmitting
11: Descriptor 3 in transmitting
TX Descriptor 3 Occupied
Driver set this bit to ‘1’ to indicate that it had used TX descriptor3. When the
7:6
5:4
-
R
00
00
TXDUSE R
3
TXD3O
R/W
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AX88780 | High-Performance Non-PCI Single-Chip 32-bit 10/100M Fast Ethernet Controller |
| AX88790L | 10/100BASE 3-in-1 PCMCIA Fast Ethernet Controller |
| AX88796BLF | IC,MC14411P |
| AX88796BLI | Low-pin-count Non-PCI 8/16-bit 10/100M Fast Ethernet Controller |
| AX88872P | 10/100BASE Dual Speed “Swipeater” Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AX88782 | 制造商:ASIX 制造商全稱:ASIX 功能描述:ASIX Multi-Port Ethernet Controller |
| AX88783 | 制造商:ASIX 制造商全稱:ASIX 功能描述:ASIX Multi-Port Ethernet Controller |
| AX88790L | 制造商:ASIX 制造商全稱:ASIX 功能描述:10/100BASE 3-in-1 PCMCIA Fast Ethernet Controller |
| AX88796 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3-in-1 Local Bus Fast Ethernet Controller |
| AX88796ALF | 制造商:ASIX 功能描述:10/100 MAC,COMMERCIAL 128PIN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。