- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375384 > AX88780_07 (ASIX Electronics Corporation) IC,D/A CONVERTER,MC144110DW, 6-BIT,5-15V,SOIC-20,3-7US SER. PDF資料下載
參數(shù)資料
| 型號(hào)： | AX88780_07 |
| 廠商： | ASIX Electronics Corporation |
| 英文描述： | IC,D/A CONVERTER,MC144110DW, 6-BIT,5-15V,SOIC-20,3-7US SER. |
| 中文描述： | 高性能非PCI單芯片32位10/100M自適應(yīng)快速以太網(wǎng)控制器 |
| 文件頁數(shù)： | 11/55頁 |
| 文件大?。?/td> | 379K |
| 代理商： | AX88780_07 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
AX88780
11
ASIX ELECTRONICS CORPORATION
2.4 Regulator Interface
Table 3: Regulator signals group
Pin Name Type
VCC33R
GNDR
REG_EN
V25OUT
Pin No.
37
36
39
38
Pin Description
VCC3
GND
I3
O2
3.3V power to internal regulator
Ground pin for internal regulator
High to enable internal regulator. Low to disable internal regulator.
2.5V output from internal regulator, max 250mA, when REG_EN pin is high.
2.5 10/100M PHY Interface
Table 4: 10/100M Twisted-pair signals group
Pin Name
RXIN
Type
Pin No.
83
Pin Description
I
Differential received input signal for both 10BASE-T and 100BSE-TX modes
.
(Note: please refer to Section 6.1.7 for detailed Transmission Characteristics)
Differential received input signal for both 10BASE-T and 100BSE-TX modes.
Differential transmitted output signal for both 10BASE-T and 100BASE-TX modes.
(Note: please refer to Section 6.1.6 for detailed Reception Characteristics)
Differential transmitted output signal for both 10BASE-T and 100BASE-TX modes
RXIP
TXON
I
O
84
93
TXOP
O
94
2.6 MII Interface
Table 5: MII Interface signals group
Pin Name
TXEN
Type
Pin No.
66
Pin Description
O2, 12mA
Transmit Enable:
TXEN is transition synchronously with respect to the rising edge of TXCLK. TXEN
indicates that the port is presenting nibbles on TXD [3:0] for transmission.
Transmit Data:
TXD[3:0] is transition synchronously with respect to the rising edge of TXCLK.
Transmit Clock:
TXCLK is a continuous clock from PHY. It provides the timing reference for the
transfer of the TXEN and TXD[3:0] signals from the MII port of PHY.
Receive Clock:
RXCLK is a continuous clock from PHY. It provides the timing reference for the
transfer of the RXDV, RXD[3:0] signals from MII port of PHY.
Receive Data:
RXD[3:0] is driven by the PHY synchronously with respect to RXCLK.
Receive Data Valid:
RXDV is driven by the PHY synchronously with respect to RXCLK. Asserted high
when valid data is present on RXD [3:0].
Collision signal:
This signal is driven by PHY when collision is detected.
Carrier Sense:
Asynchronous signal CRS is asserted by the PHY when either the transmitted or
receive medium is non-idle.
Station Management Data Input /Output:
Serial data input/Output transfers from/to the PHY. The transfer protocol conforms to
the IEEE 802.3u MII specification.
Station Management Data Clock:
The timing reference for MDIO. All data transfers on MDIO are synchronized to the
rising edge of this clock.
An interrupt signal from PHY, active low.
TXD[3:0]
O2, 12mA
61,62,
63,65
69
TXCLK
I2
RXCLK
I2
71
RXD[3:0]
I2
77,76,75,
74
70
RXDV
I2
COL
I2
80
CRS
I2
79
MDIO
IO2,
8mA,PU
59
MDC
O2, 8mA
58
PHYINTN I2
46
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AX88780 | High-Performance Non-PCI Single-Chip 32-bit 10/100M Fast Ethernet Controller |
| AX88790L | 10/100BASE 3-in-1 PCMCIA Fast Ethernet Controller |
| AX88796BLF | IC,MC14411P |
| AX88796BLI | Low-pin-count Non-PCI 8/16-bit 10/100M Fast Ethernet Controller |
| AX88872P | 10/100BASE Dual Speed “Swipeater” Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AX88782 | 制造商:ASIX 制造商全稱:ASIX 功能描述:ASIX Multi-Port Ethernet Controller |
| AX88783 | 制造商:ASIX 制造商全稱:ASIX 功能描述:ASIX Multi-Port Ethernet Controller |
| AX88790L | 制造商:ASIX 制造商全稱:ASIX 功能描述:10/100BASE 3-in-1 PCMCIA Fast Ethernet Controller |
| AX88796 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3-in-1 Local Bus Fast Ethernet Controller |
| AX88796ALF | 制造商:ASIX 功能描述:10/100 MAC,COMMERCIAL 128PIN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。