- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375384 > AX88780_07 (ASIX Electronics Corporation) IC,D/A CONVERTER,MC144110DW, 6-BIT,5-15V,SOIC-20,3-7US SER. PDF資料下載
參數(shù)資料
| 型號： | AX88780_07 |
| 廠商： | ASIX Electronics Corporation |
| 英文描述： | IC,D/A CONVERTER,MC144110DW, 6-BIT,5-15V,SOIC-20,3-7US SER. |
| 中文描述： | 高性能非PCI單芯片32位10/100M自適應(yīng)快速以太網(wǎng)控制器 |
| 文件頁數(shù)： | 14/55頁 |
| 文件大?。?/td> | 379K |
| 代理商： | AX88780_07 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
AX88780
14
ASIX ELECTRONICS CORPORATION
3.5 Flow Control
In full duplex mode, AX88780 supports the standard flow control mechanism defined in IEEE 802.3x standard. It
enables the stopping of remote node transmissions via a PAUSE frame information interaction. When space of the packet
buffer is less than the threshold values (RXBTHD0, RXBTHD1), AX88780 will send out a PAUSE-ON packet to stop the
remote node transmission. And then AX88780 will send out a PAUSE-OFF packet to inform the remote node to retransmit
packet if it has enough space to receive packets.
3.6 Checksum Offloads and Wake-up
To reduce the computing loading of CPU, AX88780 is built checksum operator for IP, UDP or TCP packet. AX88780
will detect the packet whether it is IP, UDP or TCP packet. If it is an IP packet, AX88780 will calculate the checksum of
header and put the result in checksum filed of IP. Then it continuously checks the packet whether it is UDP or TCP. It will
perform the checksum operation whenever it is a UDP or TCP packet. AX88780 also automatically skip the VLAN tag
when checksum is executed. AX88780 also supports to detect magic packet or link-up to wake up system when system is in
sleep state or needs to cold start by magic packet.
3.7 Fast-Mode support
To improve the throughput in embedded system, AX88780 supports fast-mode for TX/RX buffer access. Host can
access AX88780 by driving CSN to low and toggle WEN (write) or OEN (read). AX88780 can support the burst until
whole packet access. The access timing can refer to section 6.2.4 and 6.2.6. This mechanism is only for TX/RX buffer
access. For configuration register access, it must use single access.
3.8 Big/Little-endian support
AX88780 supports “Big” or “Little” endian data format. The default is Little-endian. Designer can pull-up SPDLED
pin to high to swap the data format. Below table can depict the relation. This swap is only valid in 32-bit mode.
Figure 4: data swap block
3.9 10/100BASE-TX PHY
AX88780 integrates high performance PHY that is fully compliant with 10/100BASE-TX Ethernet standards such as
IEEE 802.3, IEEE 802.3u and ANSI X3.263-1995. It’s main features can described below.
Adaptive equalizer
This equalizer mainly eliminates the distortions caused by inter-symbol interference (ISI) by automatically adjusting
the mathematical coefficient to match the cable length.
Baseline wander correct
The transmitter sends DC and AC signals as a pair. The receiving device and transmitting device each have a
transformer that blocks the Dc signal. When the AC signal loses its DC component, the AC signal becomes distorted. The
Baseline-Wander correct ill restores the DC component to AC signal and delivers it as a complete signal to receiver.
Link monitor/signal detect
This feature is used to detect the signal’s level. If the detected signal is above 400mV in 100BASE-TX mode, it will
generate a Signal Detected (SD) to MAC. If the level is below 400mV, the SD signal will be de-asserted 1ms.
Carrier detect and 4B/5B coding
The Physical Coding Sub-layer (PCS) checks with Physical Medium Attachment (PMA) data to see if the packets
meet IEEE 802.3u defined preamble (J/K/packets in 100BASE-TX) standards. If the packets meet the standards, the PCS
sub-layer will start to process the data and send to MAC engine. The PCS converts received/transmitted data according
IEEE 802.3u defined coding standards, such as 4B/5B and scrambling/de-scrambling.
Little-endian
D[31:24]
D[23:16]
D[15:8]
D[7:0]
D[7:0]
D[15:0]
D[23:16]
D[31:24]
Big-endian
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AX88780 | High-Performance Non-PCI Single-Chip 32-bit 10/100M Fast Ethernet Controller |
| AX88790L | 10/100BASE 3-in-1 PCMCIA Fast Ethernet Controller |
| AX88796BLF | IC,MC14411P |
| AX88796BLI | Low-pin-count Non-PCI 8/16-bit 10/100M Fast Ethernet Controller |
| AX88872P | 10/100BASE Dual Speed “Swipeater” Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AX88782 | 制造商:ASIX 制造商全稱:ASIX 功能描述:ASIX Multi-Port Ethernet Controller |
| AX88783 | 制造商:ASIX 制造商全稱:ASIX 功能描述:ASIX Multi-Port Ethernet Controller |
| AX88790L | 制造商:ASIX 制造商全稱:ASIX 功能描述:10/100BASE 3-in-1 PCMCIA Fast Ethernet Controller |
| AX88796 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3-in-1 Local Bus Fast Ethernet Controller |
| AX88796ALF | 制造商:ASIX 功能描述:10/100 MAC,COMMERCIAL 128PIN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。