- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378406 > ARM60 (Zarlink Semiconductor Inc.) Low power, general purpose 32-bit RISC microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | ARM60 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Low power, general purpose 32-bit RISC microprocessor |
| 中文描述： | 低功耗，通用32位RISC微處理器 |
| 文件頁數(shù)： | 76/120頁 |
| 文件大?。?/td> | 1275K |
| 代理商： | ARM60 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁當(dāng)前第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
P60ARM-B
72
6.2 Data transfer cycles
Once the coprocessor has gone not-busy in a data transfer instruction, it must supply or accept data at the
ARM60 bus rate (defined by
MCLK
and
nWAIT
). It can deduce the direction of transfer by inspection of
the L bit in the instruction, but must only drive the bus when permitted to by
coprocessor is responsible for determining the number of words to be transferred; ARM60 will continue to
increment the address by one word per transfer until the coprocessor tells it to stop. The termination
condition is indicated by the coprocessor driving
CPA
DBE
being HIGH. The
and
CPB
HIGH.
There is no limit in principle to the number of words which one coprocessor data transfer can move, but by
convention no coprocessor should allow more than 16 words in one instruction. More than this would
worsen the worst case ARM60 interrupt latency, as the instruction is not interruptible once the transfers
have commenced. At 16 words, this instruction is comparable with a block transfer of 16 registers, and
therefore does not affect the worst case latency.
6.3 Register transfer cycle
The coprocessor register transfer cycle is the one case when ARM60 requires the data bus without requiring
the memory to be active. The memory system is informed that the bus is required by ARM60 taking both
nMREQ
and
SEQ
HIGH. When the bus is free,
DBE
coprocessor to drive the bus.
should be taken HIGH to allow ARM60 or the
6.4 Privileged instructions
The coprocessor may restrict certain instructions for use in privileged modes only. To do this, the
coprocessor will have to track the
nTRANS
output.
As an example of the use of this facility, consider the case of a floating point coprocessor (FPU) in a multi-
tasking system. The operating system could save all the floating point registers on every task switch, but
this is inefficient in a typical system where only one or two tasks will use floating point operations. Instead,
there could be a privileged instruction which turns the FPU on or off. When a task switch happens, the
operating system can turn the FPU off without saving its registers. If the new task attempts an FPU
operation, the FPU will appear to be absent, causing an undefined instruction trap. The operating system
will then realise that the new task requires the FPU, so it will re-enable it and save FPU registers. The task
can then use the FPU as normal. If, however, the new task never attempts an FPU operation (as will be the
case for most tasks), the state saving overhead will have been avoided.
6.5 Idempotency
A consequence of the implementation of the coprocessor interface, with the interruptible busy-wait state, is
that all instructions may be interrupted at any point up to the time when the coprocessor goes not-busy. If
so interrupted, the instruction will normally be restarted from the beginning after the interrupt has been
processed. It is therefore essential that any action taken by the coprocessor before it goes not-busy must be
idempotent, ie must be repeatable with identical results.
For example, consider a FIX operation in a floating point coprocessor which returns the integer result to an
ARM60 register. The coprocessor must stay busy while it performs the floating point to fixed point
conversion, as ARM60 will expect to receive the integer value on the cycle immediately following that
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ARM610 | General purpose 32-bit microprocessor |
| ARM7TDMI | 32-Bit Advanced RISC Machines(ARM) Microprocessor Core(32位ARM微處理器內(nèi)核芯片) |
| ART10012T | 28V Input, Triple Output / HYBRID - HIGH RELIABILITY RADIATION HARDENED DC/DC CONVERTER |
| ART10015T | 28V Input, Triple Output / HYBRID - HIGH RELIABILITY RADIATION HARDENED DC/DC CONVERTER |
| ART2812T | 28V Input, Triple Output / HYBRID - HIGH RELIABILITY RADIATION HARDENED DC/DC CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ARM607 | 制造商:Master Appliance Corp 功能描述:Armature, With Retaining Rings, 120V (HG 制造商:Master Appliance Corp 功能描述:Armature, With Retaining Rings, 120V (HG-751B) |
| ARM-607 | 制造商:Master Appliance Corp 功能描述:Nozzle Shield; HG-751B heat gun 制造商:Master Appliance 功能描述:Heat Gun,Armature W/Retaining Ring For Hg-751B 120V, Hg-501A-D |
| ARM610 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:General purpose 32-bit microprocessor |
| ARM7-009 | 制造商:Gravitech 功能描述:ARM7 LPC2378 W/2.8" TCH SCRN LCD BLU |
| ARM720T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:General-purpose 32-bit Microprocessor with 8KB cache, enlarged Write buffer, and Memory Management Unit (MMU) combined in a single chip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。