參數(shù)資料
型號(hào): ARM60
廠商: Zarlink Semiconductor Inc.
英文描述: Low power, general purpose 32-bit RISC microprocessor
中文描述: 低功耗,通用32位RISC微處理器
文件頁(yè)數(shù): 102/120頁(yè)
文件大小: 1275K
代理商: ARM60
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)當(dāng)前第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
P60ARM-B
98
Notes:
1.
TCK
may be stopped indefinitely in either the low or high phase.
2.
Assumes a 25pF load on
TDO
. Output timing derates at 0.072ns/pF of extra load applied.
3.
TDO
enable time applies when the TAP controller enters the Shift-DR or Shift-IR states.
4.
TDO
disable time applies when the TAP controller leaves the Shift-DR or Shift-IR states.
5.
For correct data latching, the I/O signals (from the core and the pads) must be setup and held with
respect to the rising edge of
TCK
in the CAPTURE-DR state of the SAMPLE/PRELOAD, INTEST
and EXTEST instructions.
6.
Assumes that the data outputs are loaded with the AC test loads (see AC parameter specification).
7.
Data output enable time applies when the boundary scan logic is used to enable the output drivers.
8.
Data output disable time applies when the boundary scan is used to disable the output drivers.
9.
TMS
must be held high as
nTRST
is taken high at the end of the boundary-scan reset sequence.
Symbol
Parameter
Min
Typ
Max
Units
Notes
Tbscl
TCK
low period
48
ns
1
Tbsch
TCK
high p
eriod
48
ns
1
Tbsis
TDI
,
TMS
setup to [TCr]
10
ns
Tbsih
TDI
,
TMS
hold from [TCr]
10
ns
Tbsod
TCf to
TDO
valid
40
ns
2
Tbsoh
TDO
hold time
3
ns
2
Tbsoe
TDO
enable time
5
ns
2,3
Tbsoz
TDO
disable time
40
ns
2,4
Tbsss
I/O signal setup to [TCr]
10
ns
5
Tbssh
I/O signal hold from [TCr]
15
ns
5
Tbsdd
TCf to data output valid
30
ns
Tbsdh
data output hold time
3
ns
6
Tbsde
data output enable time
5
ns
6,7
Tbsdz
data output disable time
20
ns
6,8
Tbsr
Reset period
20
ns
Tbsrs
tms setup to [TRr]
10
ns
9
Tbsrh
tms hold from [TRr]
10
ns
9
Table 24: ARM60 Boundary Scan Interface Timing
相關(guān)PDF資料
PDF描述
ARM610 General purpose 32-bit microprocessor
ARM7TDMI 32-Bit Advanced RISC Machines(ARM) Microprocessor Core(32位ARM微處理器內(nèi)核芯片)
ART10012T 28V Input, Triple Output / HYBRID - HIGH RELIABILITY RADIATION HARDENED DC/DC CONVERTER
ART10015T 28V Input, Triple Output / HYBRID - HIGH RELIABILITY RADIATION HARDENED DC/DC CONVERTER
ART2812T 28V Input, Triple Output / HYBRID - HIGH RELIABILITY RADIATION HARDENED DC/DC CONVERTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ARM607 制造商:Master Appliance Corp 功能描述:Armature, With Retaining Rings, 120V (HG 制造商:Master Appliance Corp 功能描述:Armature, With Retaining Rings, 120V (HG-751B)
ARM-607 制造商:Master Appliance Corp 功能描述:Nozzle Shield; HG-751B heat gun 制造商:Master Appliance 功能描述:Heat Gun,Armature W/Retaining Ring For Hg-751B 120V, Hg-501A-D
ARM610 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:General purpose 32-bit microprocessor
ARM7-009 制造商:Gravitech 功能描述:ARM7 LPC2378 W/2.8" TCH SCRN LCD BLU
ARM720T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:General-purpose 32-bit Microprocessor with 8KB cache, enlarged Write buffer, and Memory Management Unit (MMU) combined in a single chip