
–9–
REV. 0
ADSP-2192M
register reaches zero, a PCI interrupt can be generated. Also, the 
Interrupt Count register will be reloaded from the Interrupt Base 
Count and continue counting down for the next interrupt.
PCI Interrupts
There are a variety of potential sources of interrupts to the PCI 
host besides the bus master DMA interrupts. A single interrupt 
pin, 
INTA
 is used to signal these interrupts back to the host. The 
PCI Interrupt Register consolidates all of the possible interrupt 
sources; the bits of this register are shown in 
Table 5
. The register 
bits are set by the various sources, and can be cleared by writing 
a 1 to the bit(s) to be cleared. 
PCI Control Register.
This register must be initialized by the DSP ROM code prior to 
PCI enumeration. (It has no effect in ISA or USB mode.) Once 
the Configuration Ready bit has been set to 1, the PCI Control 
Register becomes read-only, and further access by the DSP to 
configuration space is disallowed. The bits of this register are 
shown in 
Table 6
.
PCI Configuration Space
The ADSP-2192M PCI Interface provides three separate con-
figuration spaces, one for each possible function. This document 
describes the registers in each function, their reset condition, and 
how the three functions interact to access and control the ADSP-
2192M hardware.
Similarities Between the Three PCI Functions
Each function contains a complete set of registers in the pre-
defined header region as defined in the PCI Local Bus 
Specification Revision 2.2. In addition, each function contains 
the optional registers to support PCI Bus Power Management. 
Generally, registers that are unimplemented or read-only in one 
function are similarly defined in the other functions. Each 
function contains four base address registers that are used to 
access ADSP-2192M control registers and DSP memory. 
Base address register (BAR) 1 is used to access the ADSP-
2192M control registers. Accesses to the control registers via 
BAR1 uses PCI memory accesses. BAR1 requests a memory 
allocation of 1024 bytes. Access to DSP memory occurs via 
BAR2 and BAR3. BAR2 is used to access 24-bit DSP memory 
(for DSP program downloading) while BAR3 is used to access 
16-bit DSP memory. BAR4 provides I/O space access to both the 
control registers and the DSP memory.
Table 7
 shows the configuration space headers for the three 
spaces. While these are the default uses for each of the configu-
rations, they can be redefined to support any possible function 
by writing to the class code register of that function during boot. 
Additionally, during boot time, the DSP can disable one or more 
of the functions. If only two functions are enabled, they will be 
functions 0 and 1. If only one function is enabled, it will be 
function 0.
Interactions Between the Three PCI Configurations
Because the configurations must access and control a single set 
of resources, potential conflicts can occur between the control 
specified by the configuration.
Target accesses to registers and DSP memory can go through any 
function. As long as the Memory Space access enable bit is set in 
that function, then PCI memory accesses whose addresses match 
the locations programmed into a function, BARs 1–3 will be able 
to read or write any visible register or memory location within the 
ADSP-2192M. Similarly, if I/O space access enable is set, then 
PCI I/O accesses can be performed via BAR4.
Within the Power Management section of the configuration 
blocks, there are a few interactions. The part will stay in the 
highest power state between the three configurations.
Table 5. PCI Interrupt Register 
Bit
0
1
Name
Reserved
Rx0 DMA Channel 
Interrupt
Rx1 DMA Channel 
Interrupt
Tx0 DMA Channel 
Interrupt
Tx1 DMA Channel 
Interrupt
Incoming Mailbox 
0 PCI Interrupt
Incoming Mailbox 
1 PCI Interrupt
Outgoing Mailbox 
0 PCI Interrupt
Outgoing Mailbox 
1 PCI Interrupt
Reserved
Reserved
I/O Wake-up
AC’97 Wake-up
PCI Master Abort 
Interrupt
PCI Target Abort 
Interrupt
Reserved
Comments
Reserve
Receive Channel 0 Bus 
Master Transactions
Receive Channel 1 Bus 
Master Transactions
Transmit Channel 0 Bus 
Master Transactions
Transmit Channel 1 Bus 
Master Transactions
PCI to DSP Mailbox 0 
Transfer
PCI to DSP Mailbox 1 
Transfer
DSP to PCI Mailbox 0 
Transfer
DSP to PCI Mailbox 1 
Transfer
2
3
4
5
6
7
8
9
10
11
12
13
I/O Pin Initiated
AC’97 Interface Initiated
PCI Interface Master Abort 
Detected
PCI Interface Target Abort 
Detected
14
15
Table 6. PCI Control Register 
Bit
Name
Comments
1–0
PCI Functions 
Configured
00 = One PCI function 
enabled, 01 = Two functions, 
10 = Three functions
When 0, disables PCI accesses 
to the ADSP-2192M (termi-
nated with Retry). Must be set 
to 1 by DSP ROM code after 
initializing configuration 
space. Once 1, cannot be 
written to 0.
2
Configuration 
Ready
15–3
Reserved