
ADSP-2192M
–2–
REV. 0
ADSP-2192M DUAL CORE DSP FEATURES (continued)
Eight Dedicated General-Purpose I/O Pins with Integrated 
Interrupt Support
Each DSP Core Has a Programmable 32-Bit Interval Timer
Five DMA Channels Available on Each Core
Boot Methods Include Booting Through PCI Port, USB 
Port, or Serial EEPROM
JTAG Test Access Port Supports On-Chip Emulation and 
System Debugging
144-Lead LQFP Package 
DSP CORE FEATURES
6.25 ns Instruction Cycle Time (Internal), for up to 
160 MIPS Sustained Performance 
ADSP-218x Family Code Compatible with the Same Easy 
to Use Algebraic Syntax
Single-Cycle Instruction Execution
Dual Purpose Program Memory for Both Instruction and 
Data Storage
Fully Transparent Instruction Cache Allows Dual Operand 
Fetches in Every Instruction Cycle
Unified Memory Space Permits Flexible Address 
Generation, Using Two Independent DAG Units
Independent ALU, Multiplier/Accumulator, and Barrel 
Shifter Computational Units with Dual 40-Bit 
Accumulators
Single-Cycle Context Switch between Two Sets of 
Computational and DAG Registers
Parallel Execution of Computation and Memory 
Instructions
Pipelined Architecture Supports Efficient Code Execution 
at Speeds up to 160 MIPS
Register File Computations with All Nonconditional, 
Nonparallel Computational Instructions
Powerful Program Sequencer Provides Zero-Overhead 
Looping and Conditional Instruction Execution
Architectural Enhancements for Compiled C/C++ Code 
Efficiency
Architecture Enhancements beyond ADSP-218x Family 
are Supported with Instruction Set Extensions for 
Added Registers, Ports, and Peripherals
TABLE OF CONTENTS
GENERAL DESCRIPTION . . . . . . . . . . . . . . . . . . . .  3
DSP Core Architecture . . . . . . . . . . . . . . . . . . . . . . .  3
DSP Peripherals  . . . . . . . . . . . . . . . . . . . . . . . . . . . .  4
Memory Architecture  . . . . . . . . . . . . . . . . . . . . . . . .  4
Interrupts  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  4
DMA Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . .  6
External Interfaces  . . . . . . . . . . . . . . . . . . . . . . . . . .  6
Internal Interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . .  7
Register Spaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  7
CardBus Interface . . . . . . . . . . . . . . . . . . . . . . . . . . .  7
Using the PCI Interface . . . . . . . . . . . . . . . . . . . . . . .  7
Using the USB Interface . . . . . . . . . . . . . . . . . . . . .  13
General USB Device Definitions . . . . . . . . . . . . . . .  17
Sub-ISA Interface . . . . . . . . . . . . . . . . . . . . . . . . . .  21
PCI Interface to DSP Memory  . . . . . . . . . . . . . . . .  22
USB Interface to DSP Memory . . . . . . . . . . . . . . . .  22
AC’97 Codec Interface to DSP Memory . . . . . . . . .  22
Data FIFO Architecture  . . . . . . . . . . . . . . . . . . . . .  22
System Reset Description  . . . . . . . . . . . . . . . . . . . .  23
Power Management Description . . . . . . . . . . . . . . .  24
Power Regulators  . . . . . . . . . . . . . . . . . . . . . . . . . .  24
2.5 V Regulator Options  . . . . . . . . . . . . . . . . . . . . .  24
Low Power Operation . . . . . . . . . . . . . . . . . . . . . . .  25
Clock Signals  . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25
Instruction Set Description . . . . . . . . . . . . . . . . . . .  26
Development Tools . . . . . . . . . . . . . . . . . . . . . . . . .  26
Additional Information  . . . . . . . . . . . . . . . . . . . . . .  28
PIN DESCRIPTIONS . . . . . . . . . . . . . . . . . . . . . . . .  28
SPECIFICATIONS . . . . . . . . . . . . . . . . . . . . . . . . . .  30
ABSOLUTE MAXIMUM RATINGS  . . . . . . . . . .  31
ESD SENSITIVITY . . . . . . . . . . . . . . . . . . . . . . . .  31
TIMING SPECIFICATIONS  . . . . . . . . . . . . . . . .  31
Output Drive Currents  . . . . . . . . . . . . . . . . . . . . . .  34
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . .  34
Test Conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . .  34
Environmental Conditions  . . . . . . . . . . . . . . . . . . .  35
144-Lead LQFP Pinout  . . . . . . . . . . . . . . . . . . . . .  36
OUTLINE DIMENSIONS  . . . . . . . . . . . . . . . . . . . .  38
ORDERING GUIDE  . . . . . . . . . . . . . . . . . . . . . . . .  38