- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223308 > ADE7878ACPZ-RL (ANALOG DEVICES INC) Poly Phase Multifunction Energy Metering IC With Total And Fundamental Powers, No Of Pins: 40, Temperature Range: Ind PDF資料下載
參數(shù)資料
| 型號： | ADE7878ACPZ-RL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | Poly Phase Multifunction Energy Metering IC With Total And Fundamental Powers, No Of Pins: 40, Temperature Range: Ind |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, QCC40 |
| 封裝： | 6 X 6 MM, ROHS COMPLIANT, MO-220WJJD, LFCSP-40 |
| 文件頁數(shù)： | 68/96頁 |
| 文件大?。?/td> | 1096K |
| 代理商： | ADE7878ACPZ-RL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當(dāng)前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
ADE7854/ADE7858/ADE7868/ADE7878
Rev. E | Page 70 of 96
HSDC Interface
The high speed data capture (HSDC) interface is disabled after
default. It can be used only if the ADE7854/ADE7858/ADE7868/
ADE7878 is configured with an I2C interface. The SPI interface
of the ADE7854/ADE7858/ADE7868/ADE7878 cannot be used
simultaneously with HSDC.
Bit 6 (HSDCEN) in the CONFIG register activates HSDC when
set to 1. If Bit HSDCEN is cleared to 0, the default value, the
HSDC interface is disabled. Setting Bit HSDCEN to 1 when SPI
is in use does not have any effect. HSDC is an interface for
sending to an external device (usually a microprocessor or a
DSP) up to sixteen 32-bit words. The words represent the
instantaneous values of the phase currents and voltages, neutral
current, and active, reactive, and apparent powers. The registers
being transmitted include IAWV, VAWV, IBWV, VBWV, ICWV,
VCWV, AVA, INWV, BVA, CVA, AWATT, BWATT, CWATT,
AVAR, BVAR, and CVAR. All are 24-bit registers that are sign
extended to 32-bits (see Figure 35 for details). In the case of
ADE7854 and ADE7858, the INWV register is not available. In
its place, the HSDC transmits one 32-bit word always equal
to 0. In addition, the AVAR, BVAR, and CVAR registers are not
available in the ADE7854. In their place, the HSDC transmits
three 32-bit words that are always equal to 0.
HSDC can be interfaced with SPI or similar interfaces. HSDC is
always a master of the communication and consists of three
pins: HSA, HSD, and HSCLK. HSA represents the select signal.
It stays active low or high when a word is transmitted and it is
usually connected to the select pin of the slave. HSD sends data
to the slave and it is usually connected to the data input pin of
the slave. HSCLK is the serial clock line that is generated by the
ADE7854/ADE7858/ADE7868/ADE7878 and it is usually con-
nected to the serial clock input of the slave. Figure 86 shows the
connections between the ADE78xx HSDC and slave devices
containing an SPI interface.
0
851
0-
06
4
MISO/HSD
CF3/HSCLK
ADE78xx
MISO
SCK
SPI DEVICE
SS/HSA
SS
Figure 86. Connecting the ADE78xx HSDC with an SPI
The HSDC communication is managed by the HSDC_CFG
register (see Table 53). It is recommended to set the HSDC_CFG
register to the desired value before enabling the port using Bit 6
(HSDCEN) in the CONFIG register. In this way, the state of
various pins belonging to the HSDC port do not take levels incon-
sistent with the desired HSDC behavior. After a hardware reset
or after power-up, the MISO/HSD and SS/HSA pins are set high.
Bit 0 (HCLK) in the HSDC_CFG register determines the serial
clock frequency of the HSDC communication. When HCLK is
0 (the default value), the clock frequency is 8 MHz. When HCLK
is 1, the clock frequency is 4 MHz. A bit of data is transmitted
for every HSCLK high-to-low transition. The slave device that
receives data from HSDC samples the HSD line on the low-to-
high transition of HSCLK.
The words can be transmitted as 32-bit packages or as 8-bit
packages. When Bit 1 (HSIZE) in the HSDC_CFG register is 0 (the
default value), the words are transmitted as 32-bit packages. When
Bit HSIZE is 1, the registers are transmitted as 8-bit packages. The
HSDC interface transmits the words MSB first.
Bit 2 (HGAP) introduces a gap of seven HSCLK cycles between
packages when Bit 2 (HGAP) is set to 1. When Bit HGAP is cleared
to 0 (the default value), no gap is introduced between packages
and the communication time is shortest. In this case, HSIZE
does not have any influence on the communication and a data
bit is placed on the HSD line with every HSCLK high-to-low
transition.
Bits[4:3] (HXFER[1:0]) decide how many words are transmitted.
When HXFER[1:0] is 00, the default value, then all 16 words are
transmitted. When HXFER[1:0] is 01, only the words representing
the instantaneous values of phase and neutral currents and phase
voltages are transmitted in the following order: IAWV, VAWV,
IBWV, VBWV, ICWV, VCWV, and one 32-bit word that is always
equal to INWV. When HXFER[1:0] is 10, only the instantaneous
values of phase powers are transmitted in the following order:
AVA, BVA, CVA, AWATT, BWATT, CWATT, AVAR, BVAR, and
CVAR. The value, 11, for HXFER[1:0] is reserved and writing it is
equivalent to writing 00, the default value.
Bit 5 (HSAPOL) determines the polarity of HSA function of the
SS/HSA pin during communication. When HSAPOL is 0 (the
default value), HSA is active low during the communication.
This means that HSA stays high when no communication is in
progress. When the communication starts, HSA goes low and
stays low until the communication ends. Then it goes back to
high. When HSAPOL is 1, the HSA function of the SS/HSA pin
is active high during the communication. This means that HSA
stays low when no communication is in progress. When the
communication starts, HSA goes high and stays high until the
communication ends; then, it goes back to low.
Bits[7:6] of the HSDC_CFG register are reserved. Any value
written into these bits does not have any consequence on HSDC
behavior.
Figure 87 shows the HSDC transfer protocol for HGAP = 0,
HXFER[1:0] = 00 and HSAPOL = 0. Note that the HSDC
interface sets a data bit on the HSD line every HSCLK high-
to-low transition and the value of Bit HSIZE is irrelevant.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADG529FTQ | 4-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDIP18 |
| ADJ24006 | POWER/SIGNAL RELAY, SPST, LATCHED, 0.042A (COIL), 6VDC (COIL), 250mW (COIL), THROUGH HOLE-STRAIGHT MOUNT |
| ADJ24012 | POWER/SIGNAL RELAY, SPST, LATCHED, 0.021A (COIL), 12VDC (COIL), 250mW (COIL), THROUGH HOLE-STRAIGHT MOUNT |
| ADJ24024 | POWER/SIGNAL RELAY, SPST, LATCHED, 0.01A (COIL), 24VDC (COIL), 250mW (COIL), THROUGH HOLE-STRAIGHT MOUNT |
| ADJ24048 | POWER/SIGNAL RELAY, SPST, LATCHED, 0.005A (COIL), 48VDC (COIL), 250mW (COIL), THROUGH HOLE-STRAIGHT MOUNT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADE7878XCPZ | 制造商:Analog Devices 功能描述:POLY PHASE MULTIFUNCTION ENERGY METERING IC WITH TOTAL - Bulk |
| ADE7880 | 制造商:Analog Devices 功能描述:BOARD EVAL ENERGY METER ADE |
| ADE7880ACPZ | 功能描述:IC ENERGY METERING 3PH 40LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:* |
| ADE7880ACPZ-RL | 功能描述:IC ENERGY METERING 3PH 40LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:* |
| ADE7903ARWZ | 功能描述:Energy Monitor (Power Meter) 24 bit SPI 20-SOIC 制造商:analog devices inc. 系列:- 包裝:管件 零件狀態(tài):有效 類型:能量監(jiān)測器（功率計） 分辨率（位）:24 b 采樣率（每秒）:- 數(shù)據(jù)接口:SPI 電壓源:單電源 電壓 - 電源:2.97 V ~ 3.63 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 供應(yīng)商器件封裝:20-SOIC 標(biāo)準(zhǔn)包裝:37 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。