- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C836A-20 (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號(hào)： | 82C836A-20 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁數(shù)： | 96/205頁 |
| 文件大小： | 3878K |
| 代理商： | 82C836A-20 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁當(dāng)前第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁
When programming cascaded controller, begin with the device which is actually
generating HRQ to the system (first level device) and then proceed to the second level
device. RESET causes the DACK outputs to become active low and are placed into an
inactive state. To allow the internal cascade between DMA1 and DMA2 to function
correctly, the active low state of DACK should not be modified. This is because the
82C836 has an inverter between DACK0 of DMA2 and HLDA of DMA1. This first
level device’s DMA request mask bit prevents second level cascaded devices from
generating unwanted hold requests during the initialization process.
DMA Transfers
Four types of transfer modes are provided in the 82C836 DMA subsystem. These
transfer types are:
Read Transfer----Read Transfers move data from memory to an I/O device by
generating the memory address and asserting -XMEMR-and -XIOW during the same
cycle.
Write Transfer----Write Transfers move data from an I/O device to memory by
generating the memory address and aserting -XIOR and -XMEMW.
Memory-to-Memory Transfer ----(Not usable in AT-compatible architectures.) The
memory-to-memory transfer in an 8237 is designed to move a block of data from one
location in memory to another. DMA channels 0 and 1 may be programmed to
operate as memory-to-memory channels by setting a bit in the Command register.
Once programmed to perform a memory-to-memory transfer, the process can be
started by generating either a software request or an external request to channel 0.
Once the transfer is initiated, Channel 0 provides the address for the source block
during the memory read portion of the cycle. Channel 1 generates the address for the
memory write cycle. During the read cycle, the 8237-compatible subsection attempts
to latch a byte of data in the internal Temporary register (not accessible in
AT-compatible architectures). The 8237-compatible subsection then attempt to output
the contents of the Temporary register on the XD0-7 data lines during the write
portion of the cycle, so the data can subsequently be written to memory. However,
AT-compatible architectures, including SCATsx, do not contain the necessary data
bus steering logic to implement this data path. Channel 0 may be programmed to
maintain the same source address on every cycle, so the CPU can initialize blocks of
memory with the same value. The 82C836 continues to perform transfer cycles until
Channel 1 reaches terminal count.
Verify Transfer----The Verify Transfer is a pseudo-transfer useful for diagnostics. In
this type of transfer, the DMA operates as if it is performing a read or write transfer by
generating HRQ, address, and DACK, but does so without asserting a command
signal. Since no transfer actually takes place, IOCHRDY is ignored during Verify
Transfer cycles.
Auto-Initialization
Each of the four DMA channel Mode registers contain a bit that causes the channel
to reinitialize after reaching terminal count. During this process, referred to as
Auto-Initialization, the Base Address and Base Word Count registers, which were
I
DMA Transfers
DMA Controller
8-6
Revision 3.0
P R E L I M I N A R Y
Chips and Technologies, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C836B | Single-Chip 386sx AT |
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S19 | 576-BIT BIPOLAR RAM (64 X 9) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C836B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A/B | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。