- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C836A-20 (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號： | 82C836A-20 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁數(shù)： | 156/205頁 |
| 文件大?。?/td> | 3878K |
| 代理商： | 82C836A-20 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁當前第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁
If -RAS was active before HLDA was asserted, -RAS is forced high immediately (rising
edge of HLDA). Additional memory timing during DMA and Master cycles is shown in
Figure 11-15.
To meet CPU timing requirements, HOLD is synchronized to PROCCLK. From the
middle of the final S4 state to the falling edge of HOLD there is a minimum delay of two
complete cycles of the 14.3MHz OSC clock and an additional minimum delay of one
complete cycle of PROCCLK. The involvement of the 14.3MHz clock is for arbitration
with refresh.
S0 is entered after assertion of HOLD, S0 is then repeated as needed until HLDA is
detected. When HLDA is detected high at mid-S0, S1 will be entered either immediately
(DMA Channels 5-7) or after three more S0 states (Channels 0-3). The additional S0
states for Channels 0-3 occur because of the cascading between those channels and
Channels 5-7.
If the DMA clock is set to BUSCLK rather than BUSCLK/2, each S state is still one
cycle of the DMA clock, and, except for the frequency of the DMA clock, S-state timing
remains the same as described previously.
DRQ/DACK Scanning in MRA Mode
Figure 11-14 shows how DRQ scanning and DACK encoding are performed in Multiple
RAS Active (MRA) mode. The seven DRQ signals are continuously scanned, two at a
time, and latched inside the 82C836. One pair of DRQ signals is scanned every 70ns
(based on the 14.3MHz clock source) using an external 74F153 multiplexer. If the
82C836 internal 8237A-compatible logic decides to recognize one of the internally
latched DRQ signals, scanning stops and locks onto the corresponding DRQ signal. At
about the same time, the DACK signal issued by the internal 8237A-compatible logic is
encoded and generated on the DACKA-C lines. Finally, -DACKEN goes active (low),
enabling the external 74ALS138 decoder to reconstruct the appropriate DACK output.
The scanning mechanism remains frozen on the selected DRQ signal until the DMA
transfer is completed and the corresponding DACK signal is deasserted. Usually this will
occur in response to external logic deasserting the DRQ signal. Scanning then resumes
from the lock-in point and continues until the next DRQ signal is recognized by the
internal 8237A-compatible logic.
It is possible for more than one DRQ signal to have been scanned and latched inside the
82C836 before the internal 8237A-compatible logic decides to recognize one of the
internally latched DRQs. In fact, if a DMA channel has not been enabled by software, a
latched DRQ for the disabled DMA channel will never be recognized by the
8237A-compatible until software enables the channel logic. Meanwhile, other DMA
channels are free to function normally as programmed by the software.
Figure 11-14 illustrates the DRQ scanning process followed by recognition of DRQ0
or DRQ5.
Only four cycles of the 14.3 MHz clock are needed to completely scan and internally
latch all seven DRQ signals.
I
CPU Access to AT-Bus
System Timing Relationships
11-24
Revision 3.0
P R E L I M I N A R Y
Chips and Technologies, Inc.
相關PDF資料 |
PDF描述 |
|---|---|
| 82C836B | Single-Chip 386sx AT |
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S19 | 576-BIT BIPOLAR RAM (64 X 9) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 82C836B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A/B | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。