- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C836A-20 (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號： | 82C836A-20 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁數(shù)： | 142/205頁 |
| 文件大?。?/td> | 3878K |
| 代理商： | 82C836A-20 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁當(dāng)前第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁
-CAS Only DRAM Access by CPU
Figure 11-6 shows the fastest possible CPU accesses to local DRAM. -RAS and row
address are already valid from a previous cycle, so only -CAS needs to be cycled. The
basic protocol is:
Column address becomes valid at start of TS.
-CAS goes low one PROCCLK later (for read), four PROCCLKs for write.
-CAS stays low until end of cycle.
Read data becomes valid by end of cycle.
Write data and parity are valid at mid-TS.
In pipeline mode, the shortest possible local memory read cycle is two T-states: T1P,
T2P. The shortest possible pipelined memory write is T1P, T2P, T2P (three T-states).
The extra T2P during writes allows time for parity generation. Nonpipelined cycles
follow the same timing except for an added T1 state at the beginning.
The -CAS active time is three PROCCLK cycles for read, and two PROCCLK cycles for
write. The minimum -CAS high (precharge) time is one cycle of PROCCLK. Minimum
column address setup time before -CAS goes active is one PROCCLK. Minimum
column address hold time after -CAS goes active is also one PROCCLK.
For external cache support, the end of the -CAS pulse has a small additional propagation
delay built-in so the read data will remain valid long enough for the cache data RAM to
capture it (cache read miss cycle). See the section titled
Early READY and LBA Modes
for other cache related timing.
-MWE is normally low so it can be used externally as a memory data buffer direction
control if desired. A small extra -MWE delay is provided at the end of the -CAS pulse
to insure that -CAS always goes inactive before -MWE goes back low. If the cycle is
nonpipelined, the falling edge of -MWE is delayed until the middle of the next T-state.
If the ‘‘-CAS Extend’’ wait state is enabled, one additional T-state is inserted in the -CAS
active time.
If internal EMS, Early READY mode or LBA is enabled (individually or in any
combination), an extra T-state may be inserted at the beginning of the cycle before
-CAS goes active. The extra T-state allows time for EMS address translation and/or
cycle claiming by external logic such as a cache controller. In the case of Early READY
or LBA, the early wait state occurs only on bus cycles that can be claimed by external
logic, and only if the cycle is not externally claimed. In the case of internal EMS, the
early wait state occurs only if access is made to one of the four page windows and the
window has been enabled for EMS, i.e., only if an EMS address translation actually
needs to occur.
ALE and command are not generated on the AT bus during local memory accesses by
the CPU.
The CPU status signals (M/-IO, D/-C, W/-R) are latched internally at mid-TS.
I
CPU Access to AT-Bus
System Timing Relationships
11-10
Revision 3.0
P R E L I M I N A R Y
Chips and Technologies, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C836B | Single-Chip 386sx AT |
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S19 | 576-BIT BIPOLAR RAM (64 X 9) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C836B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A/B | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。