- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C836A-20 (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號： | 82C836A-20 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁數(shù)： | 151/205頁 |
| 文件大?。?/td> | 3878K |
| 代理商： | 82C836A-20 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁當前第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁
mid-T1. Since the earliest that the 82C836 could assert -READY again is during the
third T2 after T1 (early wait state enabled), the first T2 after T1 is available for external
logic to assert -READY without conflicting with the 82C836.
The 82C836 samples -LBA and -READY at the end of the first T2 after T1. -READY
active at that time terminates the cycle. -LBA active at that time causes the 82C836 to
look for -READY at the end of each subsequent T2 state. The cycle terminates when the
external logic asserts -READY. -LBA is ignored and is ‘‘don’t care’’ at all times other
than at the end of the first T2 after T1.
If the external logic asserts both -LBA and -READY at the end of the first T2 (not a valid
combination), the cycle terminates just as if -READY alone had been asserted.
The net performance effect of local cache is as follows:
Greatly increased percentage of two T-state memory reads due to high cache hit ratio
(without cache, two T-state memory reads would still be possible in pipelined page
mode, but the hit ratio would be considerably lower than with a cache).
Cache read misses increase from two T-state minimum to four T-states for -CAS only
memory reads. Since cache read misses occur far less often with cache than without
it, this penalty for cache read misses should have only a minor impact on overall
system performance.
Page hit writes can occur in zero wait states, as compared to one wait state minimum
in noncache modes.
Coprocessor Timing
Figure 11-11 shows the relationship between the coprocessor busy and error signals
and the busy signal sent to the CPU. Normally, -BUSY to the CPU simply follows
-NPBUSY from the coprocessor. When a coprocessor exception occurs (-NPERR
asserted), -BUSY to the CPU is latched (active) until the CPU acknowledges it by
performing an I/O write to prot F0H. This protocol is AT-compatible and differs from
the ‘‘generic’’ coprocessor interface internal to the 80386sx CPU. In particular, the
-ERROR input to the CPU should be tied high, and AT-compatible software will rely
on interrupt level 13 for reporting coprocessor exceptions. The -NPERR signal from
the coprocessor is eventually cleared by I/O writes to the coprocessor sometime after
the output to port F0H.
Figure 11-11.
Coprocessor Timing
System Timing Relationships
CPU Access to AT-Bus
I
Chips and Technologies, Inc.
P R E L I M I N A R Y
Revision 3.0
11-19
相關PDF資料 |
PDF描述 |
|---|---|
| 82C836B | Single-Chip 386sx AT |
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S19 | 576-BIT BIPOLAR RAM (64 X 9) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 82C836B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A/B | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。