- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C836A-20 (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號： | 82C836A-20 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁數(shù)： | 53/205頁 |
| 文件大小： | 3878K |
| 代理商： | 82C836A-20 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁
Automatic Memory Configuration Detection
Typical system BIOS implementations include automatic tests to determine memory
mode and configuration without requiring user intervention. The following operational
characteristics may be useful for these BIOS algorithims:
External hardware can be encoded RAS (SRA), nonencoded RAS (SRA), or MRA.
Encoded RAS hardware can be detected by testing Bank 0 in both encoded RAS and
nonencoded RAS (SRA) modes. Bank 0 is inaccessible in SRA mode if the external
hardware is encoded RAS, but is accessible in either SRA or MRA mode with
nonencoded RAS hardware.
If encoded RAS hardware is detected, configuration 16H (8 banks of 1MW) can be
used to detect 256K or 1MB DRAM size. If address bit 10 is ignored, i.e., the same
physical data is accessible regardless of A10, then the DRAM is 256K. Address bit
10 corresponds to an address increment of 400H.
With nonencoded RAS hardware, Bank 1 (if not empty) can be used to detect MRA
or SRA hardware. If the external hardware is MRA, but SRA mode is used, or vice
versa, Bank 1 is inaccessible. However, if Bank 1 is empty, there is probably no
simple way to differentiate between SRA and MRA. Schemes involving DMA
requests are possible but probably are not general enough to work in all possible
system configurations (MRA or SRA mode must still be setup correctly for the DMA
channels to operate properly).
256K DRAM size can be detected in Banks 0-3 using configuration code 0EH (4
banks of 1MW). If address bit 10 is ignored, i.e., same memory data accessed
regardless of A10, then the DRAM is 256K. Address bit 10 corresponds to an address
increment of 400H.
If Bank 3 is empty and 256KW has been found in Banks 0 and 1, then Bank 2 can
be tested for 4MW using configuration 17H. Otherwise, if Banks 2 and 3 are both
empty, then Banks 0 and 1 can be tested for 4MW using configuration 19H. In either
case, address bit 11 being ignored indicates 1MB DRAM size. Address bit 11
corresponds to an address increment of 800H.
Support for External Cache
Further system performance improvement can be achieved by implementing an external
cache. Typical caches operate by ‘‘remembering’’ a group of addresses and the data that
was last written at each address. When the same address is subsequently read back, the
cache provides the read data at a very high speed. The remembered addresses are
generally referred to as ‘‘tag’’ addresses. A ‘‘cache read hit’’ refers to a read cycle in
which the read address matches a previously stored tag address, so the valid read data
can be provided by the cache instead of the addressed system resource. A ‘‘cache write
hit’’ refers to a write cycle in which the write address matches a stored tag address, so
the associated data for that tag address must either be updated or marked as invalid. A
‘‘cache miss’’ refers to a read or write cycle in which the read or write address does not
match any stored tag addresses. The cache can either ignore the ‘‘miss’’ cycle or
‘‘remember’’ the new tag address and associated data.
I
DRAM Interface
System Interface
5-12
Revision 3.0
P R E L I M I N A R Y
Chips and Technologies, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C836B | Single-Chip 386sx AT |
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S19 | 576-BIT BIPOLAR RAM (64 X 9) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C836B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A/B | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。