- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C836A-20 (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號(hào)： | 82C836A-20 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁(yè)數(shù)： | 46/205頁(yè) |
| 文件大?。?/td> | 3878K |
| 代理商： | 82C836A-20 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)當(dāng)前第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)
In all three modes, support is provided for 256Kx1, 256Kx4, 1Mx1, and 1Mx4 DRAMs.
In addition, MRA and SRA modes support 4MBx1 and 4MBx4 DRAMs. Corresponding
SIMM modules are also supported; including 36-bit SIMMs utilizing either dedicated
CAS signals or shared CAS between banks (the shared-CAS type cannot be used in MRA
mode).
With 4MBx1 or 4MBx4 DRAMs, a maximum of three banks can be supported. The
RAS signal for the third bank (-RAS3) becomes MA10. In non-4MB configurations, the
multiplexed memory address is limited to MA0-9.
The usage of DREQ and DACK signals in SRA and MRA modes is summarized as
follows (see Figure 5-1 shown earlier):
In SRA mode, there are seven DREQs and seven DACKs.
In MRA mode, two DREQs become DSEL signals to control the 74F153 multiplexer,
and three DREQs become CAS signals. Similarly, four DACKs become encoded to
drive the 74ALS138 decoder, and three DACKs become CAS signals. The net result
is six additional CAS signals as compared to SRA mode.
If parity checking is implemented, each bank is 18 bits wide: two data bytes, each of
which has one parity bit, in addition to the data bits. Parity is odd, i.e., a data byte value
of FFH will have a ‘‘one’’ for the associated parity bit. Whenever a byte or word is
written, a parity bit is generated and written along with each byte. When a read occurs,
the stored parity bit is compared to the parity calculated from the read byte. If a
mismatch occurs during a read operation, a parity error is reported and an NMI is
generated indicating a problem with memory. The NMI generation for parity errors
can be disabled using bit 6 of internal configuration register 46H, or bit 2 of I/O port
61H. If the system designer decides not to implement the parity bit (because of cost or
other reasons), NMI generation due to parity error should be disabled as described.
For minimum system parts count, the MA, RAS, CAS, MWE, and PAR signals from
the 82C836 may each drive up to 18 DRAM chips directly without buffering. This
corresponds to two SIMM modules having nine DRAM chips per module, or 6 SIMM
modules having three DRAM chips (256Kx4, 1Mx4, or 4Mx4 DRAMs) per module.
There are two SIMM modules in each memory bank. Since each CAS line drives only
one byte in each memory bank, the CAS lines effectively can drive twice as many
memory banks (in SRA or encoded RAS modes) as the MA and MWE lines. Also, since
each memory bank is driven by a separate RAS line, RAS lines do not need buffering.
The parity lines (PARL, PARH) drive only one DRAM chip in each bank and should be
able to drive up to eight banks without buffering. Similarly, the MD lines also drive only
one DRAM chip in each bank, and the 80386sx and 80387sx are both rated for high
capacitive loads. So, no buffering should be needed between MD lines and the CPU
local data bus in the typical system implementation.
A four-bank memory and architecture consisting entirely of SIMMs having three DRAM
chips each (24 DRAMs total) is a special exception to the 18-DRAM guideline. The load
distribution in this case makes MA and MWE buffering unnecessary.
System Interface
DRAM Interface
I
Chips and Technologies, Inc.
P R E L I M I N A R Y
Revision 3.0
5-5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C836B | Single-Chip 386sx AT |
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S19 | 576-BIT BIPOLAR RAM (64 X 9) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C836B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A/B | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。