![](http://datasheet.mmic.net.cn/230000/7544_datasheet_15567444/7544_21.png)
Rev.1.02 2003.06.25 page 21 of 53
7544 Group
PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.
(3) Event counter mode
Timer A counts signals input from the P0
0
/CNTR
1
pin.
Except for this, the operation in event counter mode is the same
as in timer mode.
The active edge of CNTR
1
pin input signal can be selected from
rising or falling by the CNTR
1
active edge switch bit .
(4) Pulse width HL continuously measurement mode
In the pulse width HL continuously measurement mode, the pulse
width (
“
H
”
and
“
L
”
levels) input to the P0
0
/CNTR
1
pin is measured.
CNTR
1
interrupt request is generated at both rising and falling
edges of CNTR
1
pin input signal. Except for this, the operation in
pulse width HL continuously measurement mode is the same as in
period measurement mode.
The count value when trigger input from the CNTR
1
pin is ac-
cepted is retained until Timer A is read once.
Timer A can stop counting by setting
“
1
”
to the timer A count stop
bit in any mode.
Also, when Timer A underflows, the timer A interrupt request bit is
set to
“
1
”
.
Note on Timer A is described below;
I
Note on Timer A
CNTR
1
interrupt active edge selection
CNTR
1
interrupt active edge depends on the CNTR
1
active edge
switch bit.
When this bit is
“
0
”
, the CNTR
1
interrupt request bit is set to
“
1
”
at
the falling edge of the CNTR
1
pin input signal. When this bit is
“
1
”
,
the CNTR
1
interrupt request bit is set to
“
1
”
at the rising edge of
the CNTR
1
pin input signal.
However, in the pulse width HL continuously measurement mode,
CNTR
1
interrupt request is generated at both rising and falling
edges of CNTR
1
pin input signal regardless of the setting of
CNTR
1
active edge switch bit.
Fig. 20 Structure of timer A mode register
Fig. 21 Timer count source set register 2
Timer A mode register
(TAM : address 001D
16
, initial value: 00
16
)
b7
b0
Disable (return
“
0
”
when read)
Timer A operating mode bits
b5 b4
0 0 : Timer mode
0 1 : Period measurement mode
1 0 : Event counter mode
1 1 : Pulse width HL continuously
measurement mode
CNTR
1
active edge switch bit
0 : Count at rising edge in event counter mode
Measure the falling edge period in period
measurement mode
Falling edge active for CNTR
1
interrupt
1 : Count at falling edge in event counter mode
Measure the rising edge period in period
measurement mode
Rising edge active for CNTR
1
interrupt
Timer A count stop bit
0 : Count start
1 : Count stop
Timer count source set register 2
(TCSS2 : address 002E
16
, initial value: 00
16
)
Timer 1 count source selection bits
b1 b0
0 0 : f(X
IN
)/16
0 1 : f(X
IN
)/2
1 0 : Ring oscillator output
1 1 : Disable
b7 b0
Timer A count source selection bits
b3 b2
0 0 : f(X
IN
)/16
0 1 : f(X
IN
)/2
1 0 : Ring oscillator output
1 1 : Disable
Disable (return
“
0
”
when read)
Note :
System operates using a ring oscillator as a count source
by setting the ring oscillator to oscillation enabled by bit 3
of CPUM.