MC68HC08AZ32A — Rev 1.0
Technical Data
MOTOROLA
Break Module
149
Technical Data — MC68HC08AZ32A
Section 10. Break Module
10.1 Contents
10.2
Introduction
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
149
10.3
Features
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
149
10.4
10.4.1
10.4.2
10.4.3
10.4.4
Functional Description
. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
150
Flag Protection During Break Interrupts
. . . . . . . . . . . .
151
CPU During Break Interrupts
. . . . . . . . . . . . . . . . . . . . .
152
TIM and PIT During Break Interrupts
. . . . . . . . . . . . . . .
152
COP During Break Interrupts
. . . . . . . . . . . . . . . . . . . . .
152
10.5
10.5.1
10.5.2
Break Module Registers
. . . . . . . . . . . . . . . . . . . . . . . . . . . .
152
Break Status and Control Register (BRKSCR)
. . . . . . .
153
Break Address Registers (BRKH and BRKL)
. . . . . . . .
154
10.6
10.6.1
10.6.2
Low-Power Modes
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
154
Wait Mode
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
154
Stop Mode
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
154
10.2 Introduction
This section describes the break module. The break module can
generate a break interrupt which stops normal program flow at a defined
address in order to begin execution of a background program.
10.3 Features
Features of the break module include the following:
Accessible I/O registers during the break interrupt
CPU-generated break Interrupts
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.