- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373786 > ZL50119GAG (ZARLINK SEMICONDUCTOR INC) 32, 64 and 128 Channel CESoP Processors PDF資料下載
參數(shù)資料
| 型號： | ZL50119GAG |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | 32, 64 and 128 Channel CESoP Processors |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PBGA324 |
| 封裝： | 23 X 23 MM, 2.03 MM HEIGHT, 1 MM PITCH, PLASTIC, MS-034, BGA-324 |
| 文件頁數(shù)： | 48/95頁 |
| 文件大?。?/td> | 1157K |
| 代理商： | ZL50119GAG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁
ZL50115/16/17/18/19/20
Data Sheet
48
Zarlink Semiconductor Inc.
6.1 Block Diagram
A diagram of the ZL5011x device is given in Figure 15, which shows the major data flows between functional
components.
Figure 15 - ZL50115/16/17/18/19/20 Data and Control Flows
6.2 Data and Control Flows
There are numerous combinations that can be implemented to pass data through the ZL5011x device depending
on the application requirements. The Task Manager can be considered the central pivot, through which all flows
must operate. The Task Manager acts as a “router” in the centre of the chip, directing packets to the appropriate
blocks for further processing. The task message contains a pointer to the relevant data, instructions as to what to
do with the data, and ancillary information about the packet. Effectively this means the flow of data through the
device can be programmed, by setting the task message contents appropriately.
Flow Number
Flow Through Device
1
2
3
4
5
6
7
8
9
TDM to (TM) to PE to (TM) to PKT
PKT to (TM) to PE to (TM) to TDM
TDM to (TM) to PKT
PKT to (TM) to TDM
TDM to (TM) to CPU
TDM to (TM) to PE to (TM) to CPU
CPU to (TM) to TDM
PKT to (TM) to CPU
CPU to (TM) to PKT
TDM to (TM) to TDM
PKT to (TM) to PKT
10
1
11
1
1. This flow is for loopback and may be helpful for test purposes
Table 19 - Standard Device Flows
4
H
S
S
Motorola PowerQUICC
TM
Compatible
JTAG Interface
Dual
Packet
Interface
MAC
TDM
Formatter
Payload
Assembly
TDM
Interface
Packet
Receive
Packet
Transmit
Admin.
Clock
Recovery
JTAG Test
Controller
Central
Task
Manager
Host Interface
DMA
Control
Data Flows
Control Flows
Protocol
Engine
Memory Management Unit
On-chip RAM Controller
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL50120GAG | 32, 64 and 128 Channel CESoP Processors |
| ZL50118GAG | Connector assemblies, Network cables; |
| ZL50117GAG | REFLECTIVE PHOTOSENSOR SMD RSS42 |
| ZL50115 | 32, 64 and 128 Channel CESoP Processors |
| ZL50116 | 32, 64 and 128 Channel CESoP Processors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL50119GAG2 | 制造商:Microsemi Corporation 功能描述:64 CHANNEL CESOP PROCESSOR 制造商:Microsemi Corporation 功能描述:CESOP PROCESSOR 324BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CESOP PROCESSOR 64CH 324PBGA 制造商:Microsemi Corporation 功能描述:IC CESOP PROCESSOR 64CH 324PBGA |
| ZL50120 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:32, 64 and 128 Channel CESoP Processors |
| ZL50120GAG | 制造商:Microsemi Corporation 功能描述:CH CESOP PROCESSORS 324BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CESOP PROCESSOR 128CH 324PBGA 制造商:Microsemi Corporation 功能描述:IC CESOP PROCESSOR 128CH 324PBGA |
| ZL50120GAG2 | 制造商:Microsemi Corporation 功能描述:CESOP PROCESSOR 324BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CESOP PROCESSOR 128CH 324PBGA 制造商:Microsemi Corporation 功能描述:IC CESOP PROCESSOR 128CH 324PBGA |
| ZL50130 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Ethernet Pseudo-Wires across a PSN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。