參數(shù)資料
型號(hào): VCT3801A
廠商: MICRONAS SEMICONDUCTOR HOLDING AG
英文描述: Video/Controller/Teletext IC Family
中文描述: 視頻/控制/圖文電視IC系列
文件頁(yè)數(shù): 128/172頁(yè)
文件大?。?/td> 2243K
代理商: VCT3801A
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)當(dāng)前第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)
VCT 38xxA
ADVANCE INFORMATION
128
Micronas
5.18.2.2. Universal Port Mode
Each port bit can be individually configured to several
port modes. The output driver of each pin has to be
enabled by setting the EN flag. Using the OUT flag the
output stage can be configured to either open drain or
push pull output. The MOD flag selects the source of
the output value.
The Special Input mode is always active. This allows
manipulating the input signal to the special hardware
through Normal Output operations by software.
As the Special Output mode allows reading the pin lev-
els, the output state of the special hardware may be
read by the CPU.
5.18.3.Universal Port Registers
Universal Port Data registers PxD contain input/output
data of the corresponding port. The “x” in PxD means
the number of the port. Thus PxD stands for P1D to
P3D.
D0
7
r:
w:
Universal Port Data Input/Output
Read pin level resp. data latch.
Write data to data latch.
To use a port pin as software output, the appropriate
driver must be activated by setting the EN flag and the
MOD flag must be programmed to Normal mode.
OUT0
7
w1:
w0:
Output Flag
Output driver is open drain
Output driver is push pull
MOD0
7
w1:
w0:
Normal/Special Mode Flag
Special Output Mode
Normal Output Mode
The MOD flag defines from which source the pin is
driven if the EN flag is true.
EN0
7
w1:
w0:
Enable Flag
Output driver is enabled
Output driver is disabled
Table 5–25:
Port mode register settings
Mode
MOD
EN
D
Function
Normal
Input
x
0
x
READ of register
PxD returns port
pin input levels to
data bus.
Normal
Output
0
1
Data
WRITE to register
PxD changes level
of port pin output
drivers.
READ of register
PxD returns the
PxD register set-
ting to the data
bus.
Special
Input
x
x
x
Port pin input level
is presented to
special hardware.
Special
Output
1
1
x
Special hardware
drives port pin.
READ of register
PxD returns port
pin input levels to
data bus.
286:
1F90
287:
P1D
288:
Port 1 Data Register
289:
1F94
290:
P2D
291:
Port 2 Data Register
292:
1F98
293:
P3D
294:
Port 3 Data Register
bit
7
6
5
4
3
2
1
0
r/w
D7
D6
D5
D4
D3
D2
D1
D0
reset
0
0
0
0
0
0
0
0
295:
1F91
296:
P1O
297:
Port 1 Output Register
298:
1F95
299:
P2O
300:
Port 2 Output Register
301:
1F99
302:
P3O
303:
Port 3 Output Register
bit
7
6
5
4
3
2
1
0
w
OUT7
OUT6
OUT5
OUT4
OUT3
OUT2
OUT1
OUT0
reset
0
0
0
0
0
0
0
0
304:
1F92
305:
P1M
306:
Port 1 Mode Register
307:
1F96
308:
P2M
309:
Port 2 Mode Register
310:
1F9A
311:
P3M
312:
Port 3 Mode Register
bit
7
6
5
4
3
2
1
0
w
MOD7
MOD6
MOD5
MOD4
MOD3
MOD2
MOD1
MOD0
reset
0
0
0
0
0
0
0
0
313:
1F93
314:
P1E
315:
Port 1 Enable Register
316:
1F97
317:
P2E
318:
Port 2 Enable Register
319:
1F9B
320:
P3E
321:
Port 3 Enable Register
bit
7
6
5
4
3
2
1
0
w
EN7
EN6
EN5
EN4
EN3
EN2
EN1
EN0
reset
0
0
0
0
0
0
0
0
相關(guān)PDF資料
PDF描述
VCU2133 High-Speed coder/decoder IC
VCX2150A Surface mount 15.88 mm SQ (.625 SQ)
VCX2154A Surface mount 15.88 mm SQ (.625 SQ)
VCXO-105N VCXO
VCXO-199 VCXO
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VCT3802A 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video/Controller/Teletext IC Family
VCT3803A 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video/Controller/Teletext IC Family
VCT3804A 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video/Controller/Teletext IC Family
VCT3811A 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video/Controller/Teletext IC Family
VCT3831A 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video/Controller/Teletext IC Family