![](http://datasheet.mmic.net.cn/220000/VCT3801A_datasheet_15509242/VCT3801A_118.png)
VCT 38xxA
ADVANCE INFORMATION
118
Micronas
5.14.5.CAPCOM Registers
The CAPCOM module counter has to be read Low
byte first to avoid inconsistencies.
CSF
w:
Table 5–16:
CSF usage
Clock Selection Field
Source of CCC clock (see Table 5–16)
MSK
w1:
w0:
Mask Flag
Enable.
Disable.
These mask flags refer to the corresponding event
flags in CAPCOM interrupt register.
FOL
r/w1:
r/w0:
Force Output Action Logic
Force Output Action logic.
Release Output Action logic.
This flag is static. As long as FOL is true neither com-
parator can trigger nor SW can force, by writing
another “one”, the Output Action logic. After forcing it is
recommended to clear FOL unless Output Action logic
should not be locked.
OAM
r/w:
Output Action Mode
Defines behavior of Output Action logic.
IAM
r/w:
Input Action Mode
Defines behavior of Input Action logic.
Table 5–17:
OAM usage
Table 5–18:
IAM usag
e
226:
1F7C
227:
CCCL
228:
CAPCOM Counter Low Byte
bit
7
6
5
4
3
2
1
0
r
Read Low Byte and lock CCC.
reset
0
0
0
0
0
0
0
0
229:
1F7D
230:
CCCH
231:
CAPCOM Counter High Byte
bit
7
6
5
4
3
2
1
0
r
Read High Byte and unlock CCC.
reset
0
0
0
0
0
0
0
0
232:
1F14
233:
CCCS
234:
CAPCOM Clock Select
bit
7
6
5
4
3
2
1
0
w
CSF
reset
0
0
0
0
0
0
0
0
CSF
Clock
Divider
Timer
Clock
Timer
Increment
Timer
Period
00
f
OSC
/2
0
10.125 MHz
98.765 ns
6.4727 ms
01
f
OSC
/2
4
632.81 KHz
1.5802
μ
s
103.56 ms
10
f
OSC
/2
8
39.551 KHz
25.284
μ
s
1.6570 s
11
f
OSC
/2
12
2.4719 KHz
404.54
μ
s
26.512 s
235:
1F6C
236:
CC0M
237:
CAPCOM 0 Mode Register
238:
1F70
239:
CC1M
240:
CAPCOM 1 Mode Register
bit
7
6
5
4
3
2
1
0
r
MSK
MSK
MSK
FOL
OAM
IAM
reset
0
0
0
0
0
0
0
0
OAM
Output Action Logic Modes
0 0
Disabled, ignore trigger, output Low level.
0 1
Toggle output.
1 0
Output Low level.
1 1
Output High level.
IAM
Input Action Logic Modes
0 0
Disabled, don’t trigger.
0 1
Trigger on rising edge.
1 0
Trigger on falling edge.
1 1
Trigger on rising and falling edge.