- 您現(xiàn)在的位置：買賣IC網 > PDF目錄359333 > V62C5181024LL-70P (SAMSUNG SEMICONDUCTOR CO. LTD.) ECONOLINE: RY & RX - Controllable Output- 1kVDC Isolation- No Heatsink Required- UL94V-0 Package Material- Toroidal Magnetics- No External Components- Fully Encapsulated- Efficiency to 70% PDF資料下載
參數資料
| 型號： | V62C5181024LL-70P |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | ECONOLINE: RY & RX - Controllable Output- 1kVDC Isolation- No Heatsink Required- UL94V-0 Package Material- Toroidal Magnetics- No External Components- Fully Encapsulated- Efficiency to 70% |
| 中文描述： | 200萬× 32內存為512k × 32 × 4銀行同步DRAM LVTTL |
| 文件頁數： | 3/43頁 |
| 文件大?。?/td> | 1155K |
| 代理商： | V62C5181024LL-70P |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
K4S643232C
CMOS SDRAM
REV. 1.1 Nov. '99
- 3 -
The K4S643232C is 67,108,864 bits synchronous high data
rate Dynamic RAM organized as 4 x 524,288 words by 32 bits,
fabricated with SAMSUNG
′
s high performance CMOS technol-
ogy. Synchronous design allows precise cycle control with the
use of system clock. I/O transactions are possible on every
clock cycle. Range of operating frequencies, programmable
burst length and programmable latencies allow the same device
to be useful for a variety of high bandwidth, high performance
memory system applications.
3.3V power supply
LVTTL compatible with multiplexed address
Four banks operation
MRS cycle with address key programs
-. CAS latency (2 & 3)
-. Burst length (1, 2, 4, 8 & Full page)
-. Burst type (Sequential & Interleave)
All inputs are sampled at the positive going edge of the system
clock
Burst read single-bit write operation
DQM for masking
Auto & self refresh
15.6us refresh duty cycle
GENERAL DESCRIPTION
FEATURES
512K x 32Bit x 4 Banks Synchronous DRAM
ORDERING INFORMATION
Part NO.
K4S643232C-TC/L55
K4S643232C-TC/L60
K4S643232C-TC/L70
K4S643232C-TC/L80
K4S643232C-TC/L10
Max Freq.
183MHz
166MHz
143MHz
125MHz
100MHz
Interface
Package
LVTTL
86
TSOP(II)
FUNCTIONAL BLOCK DIAGRAM
Samsung Electronics reserves the right to
change products or specification without
notice.
*
Bank Select
Data Input Register
512K x 32
512K x 32
S
O
I
Column Decoder
Latency & Burst Length
Programming Register
A
R
R
R
C
L
L
LCKE
LRAS
LCBR
LWE
LDQM
CLK
CKE
CS
RAS
CAS
WE
DQM
LWE
LDQM
DQi
CLK
ADD
LCAS
LWCBR
512K x 32
512K x 32
Timing Register
相關PDF資料 |
PDF描述 |
|---|---|
| V62C518256L-35F | 32K X 8 STATIC RAM |
| V62C518256 | 32K X 8 STATIC RAM |
| V62C518256LL-70F | 32K X 8 STATIC RAM(54.75 k |
| V62C518256LL-70P | 32K X 8 STATIC RAM(54.75 k |
| V62C51864L-35PI | 8K X 8 STATIC RAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| V62C5181024LL-70PI | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128K X 8 STATIC RAM |
| V62C5181024LL-70T | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128K X 8 STATIC RAM |
| V62C5181024LL-70TI | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128K X 8 STATIC RAM |
| V62C5181024LL70W | 制造商:MOST 功能描述: |
| V62C5181024LL-70W | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128K X 8 STATIC RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。