參數(shù)資料
型號(hào): V62C5181024LL-70P
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: ECONOLINE: RY & RX - Controllable Output- 1kVDC Isolation- No Heatsink Required- UL94V-0 Package Material- Toroidal Magnetics- No External Components- Fully Encapsulated- Efficiency to 70%
中文描述: 200萬(wàn)× 32內(nèi)存為512k × 32 × 4銀行同步DRAM LVTTL
文件頁(yè)數(shù): 19/43頁(yè)
文件大?。?/td> 1155K
代理商: V62C5181024LL-70P
K4S643232C
CMOS SDRAM
REV. 1.1 Nov. '99
- 19
*Note :
1. t
RDL
: 1 CLK
2. t
BDL
: 1 CLK ; Last data in to burst stop delay.
Read or write burst stop command is valid at every burst length.
3. Number of valid output data after row precharge or burst stop : 1, 2 for CAS latency= 2, 3 respectiviely.
4. PRE : All banks precharge if necessary.
MRS can be issued only at all banks precharge state.
5. For -55/60/70/80/10, tRDL=1CLK product can be supported within restricted amounts and it will be distinguished by bucket code "NV"
. From the next generation, tRDL will be only 2CLK for every clock frequency
8. Burst Stop & Interrupted by Precharge
3) Read Interrupted by Precharge (BL=4)
CLK
CMD
DQ(CL2)
DQ(CL3)
RD
PRE
Q
0
Q
1
Q
0
Q
1
1
2
9. MRS
CLK
PRE
1) Mode Register Set
4) Read Burst Stop (BL=4)
CLK
CMD
DQ(CL2)
DQ(CL3)
RD
STOP
Q
0
Q
1
Q
0
Q
1
1
2
MRS
ACT
Note 4
tRP
2CLK
CMD
D
0
D
1
D
2
CLK
CMD
DQ
WR
PRE
D
3
1) Normal Write (BL=4)
tRDL Note 1,5
D
0
D
1
D
2
CLK
CMD
DQ
WR
STOP
D
3
2) Write Burst Stop (BL=8)
DQM
DQM
tBDL Note 2
D
4
D
5
Note 3
相關(guān)PDF資料
PDF描述
V62C518256L-35F 32K X 8 STATIC RAM
V62C518256 32K X 8 STATIC RAM
V62C518256LL-70F 32K X 8 STATIC RAM(54.75 k
V62C518256LL-70P 32K X 8 STATIC RAM(54.75 k
V62C51864L-35PI 8K X 8 STATIC RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V62C5181024LL-70PI 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128K X 8 STATIC RAM
V62C5181024LL-70T 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128K X 8 STATIC RAM
V62C5181024LL-70TI 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128K X 8 STATIC RAM
V62C5181024LL70W 制造商:MOST 功能描述:
V62C5181024LL-70W 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128K X 8 STATIC RAM