參數(shù)資料
型號(hào): V62C5181024LL-70P
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: ECONOLINE: RY & RX - Controllable Output- 1kVDC Isolation- No Heatsink Required- UL94V-0 Package Material- Toroidal Magnetics- No External Components- Fully Encapsulated- Efficiency to 70%
中文描述: 200萬× 32內(nèi)存為512k × 32 × 4銀行同步DRAM LVTTL
文件頁數(shù): 29/43頁
文件大小: 1155K
代理商: V62C5181024LL-70P
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
CMOS SDRAM
K4S643232C
REV. 1.1 Nov. '99
- 29
Page Read & Write Cycle at Same Bank @Burst Length=4
HIGH
Row Active
(A-Bank)
Read
(A-Bank)
Write
(A-Bank)
Precharge
(A-Bank)
: Don't care
*Note :
1. To write data before burst read ends, DQM should be asserted three cycle prior to write
command to avoid bus contention.
2. Row precharge will interrupt writing. Last data input, t
RDL
before Row precharge, will be written.
3. DQM should mask invalid input data on precharge command cycle when asserting precharge
before end of burst. Input data after Row precharge cycle will be masked internally.
4. For -55/60/70/80/10, tRDL=1CLK product can be supported within restricted amounts and it will be distinguished by bucket code
"NV". From the next generation, tRDL will be only 2CLK for every clock frequency
Read
(A-Bank)
tRCD
*Note 2
tRDL
*Note 1
*Note 3
tCDL
Qa0
Qa1
Qb0
Qb1
Qb2
Qa0
Qa1
Qb0
Qb1
Dc0
Dc1
Dd0
Dd1
Dc0
Dc1
Dd0
Dd1
Write
(A-Bank)
BA
0
BA
1
A
10
/AP
CL=2
CL=3
DQ
ADDR
CAS
RAS
CS
CKE
CLOCK
WE
DQM
Ra
Ca
Cb
Cc
Cd
Ra
*Note 4
相關(guān)PDF資料
PDF描述
V62C518256L-35F 32K X 8 STATIC RAM
V62C518256 32K X 8 STATIC RAM
V62C518256LL-70F 32K X 8 STATIC RAM(54.75 k
V62C518256LL-70P 32K X 8 STATIC RAM(54.75 k
V62C51864L-35PI 8K X 8 STATIC RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V62C5181024LL-70PI 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128K X 8 STATIC RAM
V62C5181024LL-70T 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128K X 8 STATIC RAM
V62C5181024LL-70TI 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128K X 8 STATIC RAM
V62C5181024LL70W 制造商:MOST 功能描述:
V62C5181024LL-70W 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128K X 8 STATIC RAM