
TSC2117
Low-Power Audio Codec With Embedded miniDSP, Stereo Class-D
Speaker Amplifier, and Smart Four-Wire Touch-Screen Controller
www.ti.com
SLAS550A – APRIL 2009 – REVISED JUNE 2009
Table 5-44. Primary and Secondary Audio Interface Selection (continued)
Desired Pin
Possible
Page 0 Registers
Comment
Function
Pins
R31/D7–D5 = 000
Secondary BCLK obtained from GPIO1 pin
GPIO1
R51/D5–D2 = 1000
GPIO1 = Secondary BCLK output
R33/D6
Select source of Secondary BCLK (primary BCLK or internal BCLK)
R31/D7–D5 = 010
Secondary BCLK obtained from MISO pin
MISO
R55/D4–D1 = 1001
MISO = Secondary BCLK output
R33/D6
Select source of Secondary BCLK (0=primary BCLK ; 1=internal BCLK)
Secondary BCLK
(OUT)
R31/D7–D5 = 011
Secondary BCLK obtained from SDOUT pin
SDOUT
R53/D3–D1 = 110
SDOUT = Secondary BCLK output
R33/D6
Select source of Secondary BCLK (primary BCLK or internal BCLK)
R31/D7–D5 = 100
Secondary BCLK obtained from GPIO2 pin
GPIO2
R52/D5–D2 = 1000
GPIO2 = Secondary BCLK output
R33/D6
Select source of Secondary BCLK (primary BCLK or internal BCLK)
R31/D7–D5 = 000
Secondary BCLK obtained from GPIO1 pin
GPIO1
R51/D5–D2 = 0001
GPIO1 enabled as Secondary input
R31/D7–D5 = 001
Secondary BCLK obtained from SCLK pin
SCLK
R56/D2–D1 = 11
SCLK enabled as Secondary input
R31/D7–D5 = 100
Secondary BCLK obtained from GPIO2 pin
GPIO2
R52/D5–D2 = 0001
GPIO2 enabled as Secondary input
Secondary BCLK
(IN)
R31/D7–D5 = 101
Secondary BCLK obtained from GPI1 pin
GPI1
R57/D6–D5 = 01
GPI1 enabled as Secondary input
R31/D7–D5 = 110
Secondary BCLK obtained from GPI2 pin
GPI2
R57/D2–D1 = 01
GPI2 enabled as Secondary input
R31/D7–D5 = 111
Secondary BCLK obtained from GPI3 pin
GPI3
R58/D6–D5 = 01
GPI3 enabled as Secondary input
R31/D1–D0 = 00
Secondary SDIN obtained from GPIO1 pin
GPIO1
R51/D5–D2 = 0001
GPIO1 enabled as Secondary input
R31/D1–D0 = 01
Secondary SDIN obtained from SCLK pin
SCLK
R56/D2–D1 = 11
SCLK enabled as Secondary input
Secondary SDIN
(IN)
R31/D1–D0 = 10
Secondary SDIN obtained from GPIO2 pin
GPIO2
R52/D5–D2 = 0001
GPIO2 enabled as Secondary input
R31/D1–D0 = 11
Secondary SDIN obtained from GPI1 pin
GPI1
R57/D6–D5 = 01
GPI1 enabled as Secondary input
R51/D5–D2 = 1011
GPIO1 = Secondary SDOUT
GPIO1
Select Source for Secondary SDOUT (0 = primary SDIN; 1 = SDOUT from
R33/D0
interface block)
R52/D5–D2 = 1011
GPIO2 = Secondary SDOUT
Secondary SDOUT
GPIO2
Select Source for Secondary SDOUT (0 = primary SDIN; 1 = SDOUT from
(OUT)
R33/D0
interface block)
R55/D4–D1 = 1000
MISO = Secondary SDOUT
MISO
Select Source for Secondary SDOUT (0 = primary SDIN; 1 = SDOUT from
R33/D0
interface block)
APPLICATION INFORMATION
99