參數(shù)資料
型號(hào): TSC2117IRGZT
廠(chǎng)商: TEXAS INSTRUMENTS INC
元件分類(lèi): 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, QCC48
封裝: 7 X 7 MM, GREEN, PLASTIC, VQFN-48
文件頁(yè)數(shù): 181/192頁(yè)
文件大?。?/td> 2728K
代理商: TSC2117IRGZT
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)當(dāng)前第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)
TSC2117
Low-Power Audio Codec With Embedded miniDSP, Stereo Class-D
Speaker Amplifier, and Smart Four-Wire Touch-Screen Controller
www.ti.com
SLAS550A – APRIL 2009 – REVISED JUNE 2009
Table 5-41. CODEC CLKIN Clock Dividers
Divider
Bits
NDAC
page 0/register 11, D(6:0)
MDAC
page 0/register 12, D(6:0)
DOSR
page 0/register 13, D(1:0) + page 0/register 14, D(7:0)
NADC
page 0/register 18, D(6:0)
MADC
page 0/register 19, D(6:0)
AOSR
page 0/register 20, D(7:0)
The DAC Modulator is clocked by DAC_MOD_CLK. For proper power-up operation of the DAC Channel,
these clocks must be enabled by configuring the NDAC and MDAC clock dividers ( page 0/register 11, bit
D7 =1 and page 0/register 12, bit D7=1). When the DAC channel is powered down, the device internally
initiates a power-down sequence for proper shut-down. During this shut-down sequence, the NDAC and
MDAC dividers must not be powered down, or else a proper low power shut-down may not take place.
The user can read back the power-status flag at page 0/register 37, bit D7 and page 0/register 37, bit D3.
When both the flags indicate power-down, the MDAC divider may be powered down, followed by the
NDAC divider. Note that when the ADC clock dividers are powered down, the ADC clock is derived from
the DAC clocks.
The ADC modulator is clocked by ADC_MOD_CLK. For proper power-up of the ADC Channel, these
clocks are enabled by the NADC and MADC clock dividers (page 0/register 18, bit D7=1 and page
0/register 19, bit D7=1). When the ADC channel is powered down, the device internally initiates a
power-down sequence for proper shut-down. During this shut-down sequence, the NADC and MADC
dividers must not be powered down, or else a proper low power shut-down may not take place. The user
can read back the power-status flag page 0/register 36, bit D6. When this flag indicates power-down, the
MADC divider may be powered down, followed by NADC divider.
When ADC_CLK (ADC DSP clock) is derived from the NDAC divider output, the NDAC must be kept
powered up till the power-down status flags for ADC do not indicate power-down. When the input to the
AOSR clock divider is derived from DAC_MOD_CLK, then MDAC must be powered up when ADC_fS is
needed ( i.e. when WCLK is generated by TSC2117 or AGC is enabled) and can be powered down only
after the ADC power-down flags indicate power-down status.
In general, all the root clock dividers should be powered down only after the child clock dividers have been
powered down for proper operation.
The TSC2117 also has options for routing some of the internal clocks to the output pins of the device to
be used as general purpose clocks in the system. The feature is shown in Figure 5-59.
APPLICATION INFORMATION
89
相關(guān)PDF資料
PDF描述
TSC2300IPAGG4 SPECIALTY CONSUMER CIRCUIT, PQFP64
TSC2300IPAGR SPECIALTY CONSUMER CIRCUIT, PQFP64
TSC2300IPAG SPECIALTY CONSUMER CIRCUIT, PQFP64
TSC2300IPAGRG4 SPECIALTY CONSUMER CIRCUIT, PQFP64
TSC2301IPAGR SPECIALTY CONSUMER CIRCUIT, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSC2117IRGZT 制造商:Texas Instruments 功能描述:Touch Screen Controller IC
TSC22 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:EURO TERMINAL BLOCKS
TSC2200 制造商:BB 制造商全稱(chēng):BB 功能描述:PDA ANALOG INTERFACE CIRCUIT
TSC2200EVM 功能描述:觸摸傳感器開(kāi)發(fā)工具 Touch Screen Contr Eval Mod RoHS:否 制造商:Cypress Semiconductor 工具用于評(píng)估: 接口類(lèi)型: 工作電壓: 最大工作溫度:
TSC2200IPW 功能描述:觸摸屏轉(zhuǎn)換器和控制器 Prog 4-Wire w/12-Bit 125KHz ADC & Key Ifc RoHS:否 制造商:Microchip Technology 類(lèi)型:Resistive Touch Controllers 輸入類(lèi)型:3 Key 數(shù)據(jù)速率:140 SPS 分辨率:10 bit 接口類(lèi)型:4-Wire, 5-Wire, 8-Wire, I2C, SPI 電源電壓:2.5 V to 5.25 V 電源電流:17 mA 工作溫度:- 40 C to + 85 C 封裝 / 箱體:SSOP-20