73
Agere Systems Inc.
Data Sheet
June 2002
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
7 Microprocessor Interface and Global Control and Status Registers
(continued)
Table 81. SMPR_CPCR, Clock and Power Control Register (RW)
Table 82. SMPR_PMRCHR, PM Reset Count High Register (RW)
Address
Bit
Name
Function
Reset
Default
0x0000
0x00014
15:9
8
RSVD
Reserved.
M13 MUX/Tx Clock Enable.
SMPR_M13_TCLK
0 = M13 MUX/Tx clock is powered down and inactive.
1 = M13 MUX/Tx clock is powered up and active.
M13 DeMUX Rx Clock Enable.
7
SMPR_M13_RCLK
0 = M13 deMUX/Rx clock is powered down and inactive.
1 = M13 deMUX/Rx clock is powered up and active.
Digital Jitter Attenuation Clock Enable.
6
SMPR_DJA_CLK
0 = DJA DPLL is powered down and inactive.
1 = DJA DPLL is powered up and active.
VT Mapper Tx Clock Enable.
5
SMPR_VTMPR_TCLK
0 = VT mapper Tx clock is powered down and inactive.
1 = VT mapper Tx clock is powered up and active.
VT Mapper Rx Clock Enable.
4
SMPR_VTMPR_RCLK
0 = VT mapper Rx clock is powered down and inactive.
1 = VT mapper Rx clock is powered up and active.
SPE Mapper Tx Clock Enable.
3
SMPR_SPEMPR_TCLK
0 = SPE mapper Tx clock is powered down and inactive.
1 = SPE mapper Tx clock is powered up and active.
SMPR_SPEMPR_RCLK
SPE Mapper Rx Clock Enable.
2
0 = SPE mapper Rx clock is powered down and inactive.
1 = SPE mapper Rx clock is powered up and active.
TMUX Tx Clock Enable.
1
SMPR_TMUX_TCLK
0 = TMUX Tx clock is powered down and inactive.
1 = TMUX Tx clock is powered up and active.
TMUX Rx Clock Enable.
0
SMPR_TMUX_RCLK
0 = TMUX Rx clock is powered down and inactive.
1 = TMUX Rx clock is powered up and active.
Address
Bit
Name
Function
Reset
Default
0x01F8
0x00016
15:11
10:0
RSVD
Reserved.
SMPR_PMRESET_HIGH_COUNT[10:0]
Performance Monitor Counter Preset.
The preset value of this register deter-
mines the frequency of the internal PM
counter. User should preload an appropri-
ate value based on the microprocessor
interface clock rate in order to reach the
desired PMRST rate.