TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Data Sheet
June 2002
452
Agere Systems Inc.
19 VT/TU Mapper Functional Description
(continued)
J2 Overhead Byte Insertion.
Three modes of programming the J2 byte, as defined in
Table 575,
will be sup-
ported.
Table 575. J2 Overhead Byte Insertion Modes Per Channel
Z6/N2 Overhead Byte Insertion.
The modes of programming the Z6/N2 byte, defined in
Table 576,
are sup-
ported.
Table 576. Z6/N2 Overhead Byte Insertion Modes Per Channel
Z7/K4 Overhead Byte Insertion.
Three modes of programming the Z7/K4 APS bits are supported and controlled
by register bits VT_Z7_INS[1—28][1:0], as defined in
Table 577
.
Table 577. Z7/K4 Overhead Byte Insertion Modes Per Channel
Note:
When bits Z7_INS[1—28][1:0] = 01, the APS bits in the Z7/K4 byte (bits 1:4) are based on
VT_APS_INS[1—28][3:0] (
Table 213 on page 171
), while Z7/K4 bits 5:7 are either automatically inserted
(when VT_ERDI_EN[1—28] = 0 (
Table 211 on page 170
) and VT_TX_ERDI_EN[1—28] = 1 (
Table 211 on
page 170
), or inserted based on VT_ERDI_INS[1—28][2:0] (
Table 213 on page 171
) (when
VT_ERDI_EN[1—28] = 1). In all other modes, all bits are overwritten.
VT_J2_INS[1—28][1:0]
(
See Table 212 on page 171
.)
00
01
Insertion Mode
Default based on SMPR_OH_DEFLT (
Table 77 on page 70
).
Microprocessor insert (VT_J2BYTE_INS[1—28][1—16][7:0]; see
Table 216 on
page 172
).
LOPOH serial access channel insert.
Default based on SMPR_OH_DEFLT.
10
11
VT_Z6_INS[1—28][1:0]
(See
Table 212 on page 171
.)
00
01
10
11
Insertion Mode
Default based on SMPR_OH_DEFLT.
Insert from bits VT_Z6BYTE_INS[1—28][7:0] (
Table 214 on page 171
).
LOPOH serial access channel insert.
Reserved.
VT_Z7_INS[1—28][1:0]
(See
Table 212 on page 171
.)
00
01
Insertion Mode
Default based on microprocessor bits SMPR_OH_DEFLT (
Table 77 on page 70
).
Insert from bits VT_APS_INS[1—28][3:0] (
Table 213 on page 171
) and
VT_ERDI_INS[1—28][2:0] (
Table 213
).
LOPOH serial access channel insert.
Default based on microprocessor bits SMPR_OH_DEFLT.
10
11