TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Data Sheet
June 2002
462
Agere Systems Inc.
20 M13/M23 MUX/DeMUX Block Functional Description
Table of Contents
Contents
Page
20 M13/M23 MUX/DeMUX Block Functional Description ....................................................................................462
20.1 M13 Introduction.......................................................................................................................................463
20.2 Features...................................................................................................................................................463
20.2.1 M13 Applications .......................................................................................................................... 463
20.3 Block Diagrams........................................................................................................................................464
20.4 M13 Functional Description......................................................................................................................467
20.5 M13 Multiplexing Path..............................................................................................................................467
20.5.1 M12 Multiplexers ........................................................................................................................... 467
20.5.2 DS1/E1 Interface .......................................................................................................................... 467
20.5.3 Loopback Select ........................................................................................................................... 468
20.5.4 DS1/E1 FIFOs .............................................................................................................................. 468
20.6 DS2 Frame Generation............................................................................................................................468
20.6.1 DS1 Mode ..................................................................................................................................... 468
20.6.2 E1 Mode ....................................................................................................................................... 469
20.7 M23 Multiplexer........................................................................................................................................470
20.7.1 DS2 Interface ................................................................................................................................ 470
20.7.2 DS2 Select Logic .......................................................................................................................... 470
20.7.3 Overhead Bit Generation (GR-499) .............................................................................................. 471
20.7.4 M23 Mode .................................................................................................................................... 471
20.7.5 C-Bit Parity Mode .......................................................................................................................... 471
20.7.6 FEAC ............................................................................................................................................ 472
20.7.7 FEBE ............................................................................................................................................ 473
20.7.8 Terminal-to-Terminal Path Maintenance Data Link ...................................................................... 473
20.8 AIS/Idle Insertion......................................................................................................................................474
20.9 B3ZS Encoder (GR-499)..........................................................................................................................474
20.10 DS3 R-to-T Loopback.............................................................................................................................475
20.10.1 DS3 Transmit Path Interface ....................................................................................................... 475
20.11 M13/M23 Demultiplexer .........................................................................................................................475
20.11.1 DS3 LOC and LOS ..................................................................................................................... 475
20.11.2 DS3 T-to-R Loopback ................................................................................................................. 476
20.11.3 M23 Demultiplexer ...................................................................................................................... 476
20.11.4 M12 Demultiplexers .................................................................................................................... 479
20.11.5 DS1 Mode ................................................................................................................................... 480
20.11.6 E1 Mode ..................................................................................................................................... 480
20.11.7 Output Select Logic .................................................................................................................... 481
Figures
Page
Figure 48. M13 Block Diagram..............................................................................................................................464
Figure 49. M12 Functional Block Diagram ............................................................................................................465
Figure 50. M23 Functional Block Diagram ............................................................................................................466
Figure 51. DS3 NSMI Transmit Operation.............................................................................................................469
Figure 52. DS3 NSMI Receive Operation..............................................................................................................469
Tables
Page
Table 587. C-Bit Parity Description and Transmit Value........................................................................................472