Data Sheet
June 2002
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
161
Agere Systems Inc.
10 VT/TU Mapper Registers
(continued)
Table 186. VT_RMASK[1—28], Receive Masks Per Channel (R/W)
Note:
The event and delta bits for these mask bits are in
Table 182 on page 159
.
Address
Bit
Name
Function
Reset
Default
0
0x1
0x2003C
—
0x20057
15
14
RSVD
Reserved.
Receive REI-V Mask Bit.
If set to a logic 1,
VT_RX_VTREI_E[1—28] will not contribute to the inter-
rupt.
VT_RX_VTREI_M[1—28]
13
VT_RX_BIP2ERR_M[1—28]
Receive BIP-2 Error Mask Bit.
If set to a logic 1,
VT_RX_BIP2ERR_E[1—28] will not contribute to the
interrupt.
VT_RX_ESOVFL_M[1—28]
Receive Elastic Store Overflow Mask Bit.
If set to a
logic 1, VT_RX_ESOVFL_E[1—28] will not contribute to
the interrupt.
VT_APS_M[1—28]
VT APS Mask Bit.
If set to a logic 1, VT_APS_D[1—28]
will not contribute to the interrupt.
VT_ERDI_M[1—28]
ERDI-V Mask Bit.
If set to a logic 1, VT_ERDI_D[1—28]
will not contribute to the interrupt.
VT_RDI_M[1—28]
RDI-V Mask Bit.
If set to a logic 1, VT_RDI_D[1—28] will
not contribute to the interrupt.
VT_RFI_M[1—28]
RFI-V Mask Bit.
If set to a logic 1, VT_RFI_D[1—28] will
not contribute to the interrupt.
RSVD
Reserved.
VT_LOPS_M[1—28]
VT Loss of Phase Sync Mask Bit.
If set to a logic 1,
VT_LOPS_D[1—28] will not contribute to the interrupt.
VT_J2TIM_M[1—28]
J2 Mismatch Mask Bit.
If set to a logic 1,
VT_J2TIM_D[1—28] will not contribute to the interrupt.
VT_PLM_M[1—28]
VT Payload Label Mismatch Mask Bit.
If set to a logic
1, VT_PLM_D[1—28] will not contribute to the interrupt.
VT_UNEQ_M[1—28]
VT Unequip Mask Bit.
If set to a logic 1,
VT_UNEQ_D[1—28] will not contribute to the interrupt.
VT_SIZERR_M[1—28]
VT Size Error Mask Bit.
If set to a logic 1,
VT_SIZERR_D[1—28] will not contribute to the interrupt.
VT_AIS_M[1—28]
AIS-V Mask Bit.
If set to a logic 1, VT_AIS_D[1—28] will
not contribute to the interrupt.
VT_LOP_M[1—28]
LOP-V Mask Bit.
If set to a logic 1, VT_LOP_D[1—28]
will not contribute to the interrupt.
0x1
12
0x1
11
0x1
10
0x1
9
0x1
8
0x1
7
6
0
0x1
5
0x1
4
0x1
3
0x1
2
0x1
1
0x1
0
0x1