
71
Agere Systems Inc.
Data Sheet
June 2002
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
7 Microprocessor Interface and Global Control and Status Registers
(continued)
Table 78. SMPR_TSCR, TMUX, and SPEMPR Control Register (RW)
Table 79. SMPR_FCR, Framer Control Register (RW)
Address
Bit
Name
Function
Reset
Default
0x0000
0x00010 15:4
RSVD
Reserved.
Forces Received High-Speed Data to Transmit
High-Speed Data Loopback Prior to the CDR.
Retime Clock Edge for the Received High-Speed
Data.
This bit controls on which clock edge, positive
or negative, the received high-speed data is to be
retimed.
3
MPU_RHDZTHD_LB
2
SMPR_RETIME_CLK_EDGE
1 = the received data will be clocked into the device
on the negative clock edge.
0 = the received data will be clocked into the device
on the positive clock edge.
Telecom Bus Edge.
The SPE mapper is enabled
to use a time slot on the telecom bus. This bit
selects the clock edge for the data signals transmit-
ted to the telecom bus during the selected time slot.
1
SMPR_TELECOMBUS_EDGE
0 = clock telecom bus signals out on the falling
edge.
1 = clock telecom bus signals out on the rising
edge.
0
SMPR_TMUX_MASTER_SLAVE
SMPR/TMUX Master Slave.
This bit controls if the
TMUX block in this Supermapper is the master
device in the system module that this Supermapper
is on, or if it is a slave device.
0 = this Supermapper/TMUX is a slave device in the
module.
1 = this Supermapper/TMUX is a master device in
the module.
Address
Bit
Name
Function
Reset
Default
0x0000
0x00012
15:3
2:0
RSVD
Reserved.
Framer Clock Selection.
Selects the source of the
framer high-speed clock the selected clock needs
to be faster than the aggregate throughput of the
framer block for proper operation.
SMPR_FRM_CLK_SEL[2:0]
000 = framer is powered down. No clock required.
001 = framer receives TLSC52 (pin AC3) clock
input.
010 = framer receives DS1XCLK (pin AD16) clock
input.
011 = framer receives E1XCLK (pin AC17) clock
input.