Data Sheet
June 2002
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
557
Agere Systems Inc.
22 Cross Connect (XC) Block Functional Description
(continued)
22.5.1 DS1/E1 Connectivity Matrix
DS1/E1 signal connectivity matrix Table 626 below is a subset of
Table 625
excluding the last row and column.
Table 626. DS1/E1 Signal Connectivity Matrix
Note:
See Table 625 for symbol and footnote descriptions.
1. Framer, M13, and VT mapper have limited self-loopback capability (no reordering).
2. RAI paths and frame sync paths supported.
3. Framer also has limited test-pattern capability.
4. AUTO AIS paths (fast AIS) supported. PTRADJ paths supported.
5. PTRADJ paths supported.
6. Jitter attenuator reordering or cascading (chaining) not expected.
7. Reference clock sources from DJA used by TPG.
Each box represents a set of 28 or more output bundles from the cross connect (XC) block. A bundle consists of
three standard data path signals [normally DATA, CLK, and FS or STFREQ], plus, in many cases, AUTO AIS, and,
in some cases, RAI or PTRADJ signals.
22.5.2 DS1/E1 Register Definition
For every valid output signal (bundle) from the cross connect, one input signal (bundle) to the cross connect is
steered to the destination, first via a block select (one of 8) and then via a channel select (one of 28, except exter-
nal I/O, which is one of 29). Therefore, each box in
Table 626
also represents thirty-two 8-bit source identifiers in
the register map.
Note:
By specifying on a per-output basis, collisions are avoided and broadcast/multicast options are preserved
(i.e., multiple outputs may share the same source identifier). For E1 signals, only 3 out of 4 channels are
used (channel numbers that are even multiples of four are typically disallowed).
The crosspoint’s connectivity is determined by a set of source identifiers (SOURCE_IDs), one for each channel
leaving the crosspoint switch. A DS1/E1 (XC1) SOURCE_ID is therefore defined as follows:
Destination
Source
External I/O
Framer TP_T
Framer RP_T
Framer TS
M13 MUX
VT Mapper
Jitter Attenuation
TPG
External
I/O
&
%
%
%
%
Framer
RP_R
%
T &
X
X
Framer
TP_R
%
X
T &
X
X
Framer
RS
%
X
X
T &
X
M13
Mapper
%
%
X
X
VT
Mapper
%
Jitter
Attenuation
%
%
%
X
TPM
T
%
2
%
X
%
T
3
T
X
T
%
4
X
1
&
%
%
4
%
%
2, 4
J
T
%
X
X
1
&
J
T
%
4, 5
T
J
T
J
T
X
X
J
T
X
6
T
J T
7
SELF
Bit
7
6
5
4
3
2
1
0
SOURCE_ID
SOURCE_BLOCK[2:0]
CHANNEL_ID[4:0]