
25
Agere Systems Inc.
Data Sheet
June 2002
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
3 Pin Information
(continued)
3.3.8 Low-Order Path Overhead Access Channel
Each VT has a low-order path overhead, and this interface allows access to all LOPOH bits for all VTs. Note that
the purpose of doing this is slightly different from the transport and path overhead access. These are used to cross
couple the bits between links in a protection scheme, rather than provide access for examination or modification of
the overhead, although that is possible too.
Table 11. Low-Order Path Overhead Access Channel
Figure 4. DS1/E1 to DXC Block Diagram
Pin
E17
Symbol
RCBCLK
Type
—
I/O
O
Description
Receive C-Bit Clock.
A gapped clock (nominally 93.983 kHz) for
outputting selected C bits on RCD.
Receive C-Bit Data.
The received network requirements bit (C2)
and the received unused C bits (C4, C5, C6, C16, C17, C18, C19,
C20, and C21) are output after they are demultiplexed from the
received DS3 signal.
Receive Data Link Clock.
A gapped clock (nominally 28.195 kHz)
for outputting path maintenance data link C bits on RDLD.
Receive Data Link Data.
The received path maintenance data link
C bits (C13, C14, and C15) that are demultiplexed from the received
DS3 signal.
E15
RCBDATA
—
O
E19
RDLCLK
—
O
H22
RDLDATA
—
O
Pin
Symbol
Type
I/O
Description
Transmit Direction
I Pull-down
6.48 MHz Low-Order Path Overhead Clock.
I Pull-down
Low-Order Path Overhead Data.
(O bits, V5, J2,
Z6/N2, Z7, and K4 byte.)
I Pull-down
Valid LOPOH_DATA.
Receive Direction
O
6.48 MHz Low-Order Path Overhead Clock.
O
Low-Order Path Overhead Data.
(O bits,V5, J2,
Z6/N2, and Z7/K4 byte.)
O
Valid VTMPR_LOPOH_DATA Output.
AC13
AC14
LOPOHCLKIN
LOPOHDATAIN
—
—
AB14
LOPOHVALIDIN
—
AB15
AB17
LOPOHCLKOUT
LOPOHDATAOUT
—
—
AB18
LOPOHVALIDOUT
—
Table 10. M13 Multiplexer/Demultiplexer Receive Section
(continued)
VT MAPPER
VT MAPPER
LOPOH
OUTPUTS
LOPOH
INPUTS
LOPOH
OUTPUTS
LOPOH
INPUTS
TELECOM BUS
DS1/E1 TO DXC