參數(shù)資料
型號: ST52T301P
廠商: 意法半導(dǎo)體
英文描述: 8-Bit OTP/EPROM DuaLogic] MCUs WITH ADC, UART, TIMER, TRIAC & PWM DRIVER
中文描述: 8位檢察官辦公室/存儲器DuaLogic]與藝術(shù)發(fā)展局和UART,定時器,可控硅控制器
文件頁數(shù): 23/100頁
文件大小: 497K
代理商: ST52T301P
4 INTERRUPTS
The Control Unit (CU) responds to peripheral
events and external events through its interrupt
channels.
Whensuchan eventoccurs,if it isnot maskedand
according to a priority order, the current program
execution can be suspended to allow the CU to
execute a specificresponse routine.
Eachinterruptisassociatedwithaninterruptvector
that contains the memory address of the related
interrupt service routine.Each vector is located in
the Program Space (EPROM Memory) at a fixed
address(seeInterrupt Vectorstablefig.4.2).
4.1 Interrupt Functionment
If, at the end of an arithmetic or logic instruction,
there are pending interrupts, the one with the
highest priority is passed. To pass an interrupt
meansto storethe arithmeticflags and thecurrent
PC in the stack and execute the associated
Interrupt routine, whose address is located in one
of the EPROM memory location between address
192 and 201.
TheInterruptroutineisperformedasanormalcode
checking,at the endof eachinstruction,if a higher
priority interrupt has to be passed. An Interrupt
request with the higher priority stops the lower
priority Interrupt. The Program Counter and the
arithmeticflags are stored in the stack.
With the instruction RETI (Return from Interrupt)
thearithmetic flagsand ProgramCounter(PC)are
restoredfrom the top of the stack.Thisstack,used
for the Interruptpriority, is a LIFO queue.
An Interruptrequestcannotstop the processingof
the fuzzy rules but this is passed only after the
definitionof thefuzzyoutputor atthe endof alogic
or arithmeticinstruction.
4.2 Global Interrupt RequestEnabling
When an Interrupt occurs, it generates a Global
InterruptPending(GIP), that can be hangedup by
software. After a GIP a Global Interrupt Request
(GIR) will be generate and Interrupt Service
Routine associated to the interrupt with higher
priority will start.
In order to avoid possible conflicts between
interruptmaskingsetinthemainprogramor inside
macros, the GIP is hanged up through the User
GlobalInterrupMask or the MacroGlobalInterrup
Mask (see fig.4.3).
UEGI/UDGI instruction switches on/off the User
GlobalInterrupMaskenabling/disablingtheGIRfor
the main program.
MEGI/MDGI instructions set the Macro Global
InterruptMaskinordertoassurethatthe macrowill
not be broken.
NORMAL
PROGRAM
FLOW
INTERRUPT
SERVICE
ROUTINE
RETI
INSTRUCTION
INTERRUPT
Figure4.1.Interrupt Flow
InterruptVectors
INT_TIMER
198
197
196
195
194
193
192
191
200
199
INT_SCI
INT_ADC
INT_TRIAC
INT_EXT
202
201
Figure4.2.InterruptVectorsMapping
Global Interrupt
Pending
User Global
InterruptMask
Macro Global
InterruptMask
Global Interrupt
Request
Figure4.3.Global Interrupt Request generation
23/99
ST52T301/E301
相關(guān)PDF資料
PDF描述
ST5451D ISDN HDLC AND GCI CONTROLLER
ST5481 L.O.U.I.S - LOW COST USB ISDN SOLUTION
ST5481TQF7 L.O.U.I.S - LOW COST USB ISDN SOLUTION
ST5x86 100 and 120 MHz 3.45 Volt 5x86 CPU(微處理器)
ST62 SERIES 8-Bit OTP/EPROM MCUs with A/D Converter, Oscilator Safeguard, Safe Reset and 20 Pins(8位OTP/EPROM微控制器(8M))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST52T400 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Timer/PWM, Analog Comparator, Triac/PWM Timer, WDG
ST52T400F0B6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Timer/PWM, Analog Comparator, Triac/PWM Timer, WDG
ST52T400F0M6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Timer/PWM, Analog Comparator, Triac/PWM Timer, WDG
ST52T400F1B6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Timer/PWM, Analog Comparator, Triac/PWM Timer, WDG
ST52T400F1M6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Timer/PWM, Analog Comparator, Triac/PWM Timer, WDG