參數(shù)資料
型號: SAA7146A
廠商: NXP Semiconductors N.V.
英文描述: Multimedia bridge, high performance Scaler and PCI circuit SPCI
中文描述: 多媒體橋梁,高性能潔牙機和PCI電路SPCI
文件頁數(shù): 45/144頁
文件大?。?/td> 645K
代理商: SAA7146A
1998 Apr 09
45
Philips Semiconductors
Product specification
Multimedia bridge, high performance
Scaler and PCI circuit (SPCI)
SAA7146A
7.5
Status and interrupts
7.5.1
G
ENERAL
In order to control the SAA7146A, the status information is collected and stored in two status registers: Primary Status
Register (PSR) and Secondary Status Register (SSR). These two registers follow a hierarchical approach because the
PSR contains summed up information from the SSR. Interrupts can only be generated from the PSR and are enabled
via the Interrupt Enable Register (IER). If an interrupt condition occurs and the interrupt is enabled, the corresponding
bit in the Interrupt Status Register (ISR) is set. These bits can be cleared by writing a logic 1.
Both status registers are read only. Writing a logic 1 into any of the PSR bits causes the corresponding interrupt to be
generated if enabled. Writing a logic 0 has no effect.
Table 38
Primary status register
OFFSET
(HEX)
NAME
BIT
TYPE
DESCRIPTION
RESET
110
PPEF
31
R
PCI Parity Error
: this bit is set when a PCI Parity Error occurs
during any transfer other than ‘real time video data’. The bit in
the ISR is set on the rising edge of this status bit.
PCI Access Error
: this bit is set when the PCI interface starts
an access, and has either a target or master abort. The bit in
the ISR is set on the rising edge of this status bit.
PCI Parity Errors on ‘real time Data’
: this bit is set when a
parity error has occurred since the last Vsync or under RPS
since the last wait.
Interrupt issued by RPS command from Task 1
.
Interrupt issued by RPS command from Task 0
.
RPS Task 1 late
: this is set by the CHECK_LATE command.
This bit is reset by starting a new RPS Task 1.
RPS Task 0 late
: this is set by the CHECK_LATE command.
This bit is reset by starting a new RPS Task 0.
RPS_Error Task 1
: this bit reflects the status of the RPS
error bits for Task 1 in the secondary status register
(see Table 39). This bit is reset by starting a new RPS Task 1.
RPS_Error Task 0
: this bit reflects the status of the RPS
error bits for Task 0 in the secondary status register
(see Table 39). This bit is reset by starting a new RPS Task 0.
RPS time out error in Task 1
: this bit is set when the RPS
Task 1 stays longer than expected in the WAIT state. This bit
is reset by starting a new RPS Task 1.
ISR [31]
PABO
30
R
ISR [30]
PPED
29
R
RPS_I1
RPS_I0
RPS_late1
28
27
26
R
R
R
RPS_late0
25
R
RPS_E1
24
R
RPS_E0
23
R
RPS_TO1
22
R
相關PDF資料
PDF描述
SAA7151 Digital multistandard colour decoder with SCART interface DMSD2-SCART
SAA7151B Digital multistandard colour decoder with SCART interface DMSD2-SCART
SAA7157 Clock signal generator circuit for digital TV systems SCGC
SAA7157T Clock signal generator circuit for digital TV systems SCGC
SAA7158 Back END IC
相關代理商/技術參數(shù)
參數(shù)描述
SAA7146AH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multimedia bridge, high performance Scaler and PCI circuit SPCI
SAA7146AH/V3,557 制造商:NXP Semiconductors 功能描述:
SAA7146AH/V4,557 功能描述:視頻 IC VIDEO PCI BRIDGE (QFP160) RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7146AH-V4.557 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multimedia bridge, high performance Scaler and PCI circuit
SAA7146AHZ 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multimedia bridge, high performance Scaler and PCI circuit SPCI