- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372114 > SAA7146A (NXP Semiconductors N.V.) Multimedia bridge, high performance Scaler and PCI circuit SPCI PDF資料下載
參數(shù)資料
| 型號(hào)： | SAA7146A |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Multimedia bridge, high performance Scaler and PCI circuit SPCI |
| 中文描述： | 多媒體橋梁，高性能潔牙機(jī)和PCI電路SPCI |
| 文件頁數(shù)： | 101/144頁 |
| 文件大小： | 645K |
| 代理商： | SAA7146A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁當(dāng)前第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁
1998 Apr 09
101
Philips Semiconductors
Product specification
Multimedia bridge, high performance
Scaler and PCI circuit (SPCI)
SAA7146A
The two lists, pixel list and line list, are interlocked in the
64 Dword memory. The pixel list is located at the even
addresses, the line list at the odd addresses. This
organization reduces the number of Dwords to be loaded,
if there are less then 16 overlay windows. For example,
5 overlay windows need 20 Dwords for the coordinates
and 2 Dwords as EOF marker.
7.14.2.2
Driver algorithm
Overlay window coordinates are relative to the video
window and can range between 0, 0 and 2047. Relevant
coordinates are top/left, bottom + 1/right + 1 of the overlay
windows. If an overlay window has its bottom/right
coordinates at the bottom/right of the video window its
relevant coordinates bottom + 1/right + 1 would exceed
the coordinate range and therefore do not have to be
inserted into the lists.
Build lists: build sorted lists of lines and pixels containing
top/left, bottom + 1/right + 1 coordinates of every
overlay window, without having consecutive list entries
with the same coordinate. Every list will have an end of
list entry with all coordinate bits set to zero. This EOL
entry will follow the last entry. If there are 16 overlay
windows and no double coordinates the lists are full and
there is no last entry.
Insert display information: for every relevant coordinate
in both lists and for every overlay window, if the
coordinate in the line/pixel list is in between the
top/bottom or left/right coordinates of the overlay
window then set the display information bit to 1
(‘display’). Otherwise, set the display information bit to 0
(‘no_display’).
7.15
Data Expansion Bus Interface (DEBI)
7.15.1
G
ENERAL DESCRIPTION
The DEBI performs 16-bit parallel I/O in immediate (direct)
transfer mode and block transfer mode. The immediate
mode is used to transfer a byte, word or Dword to or from
the target device. The block transfer mode offers the
possibility to read or write up to 32 kbytes data blocks.
7.15.2
F
EATURES
8-bit and 16-bit slaves supported
External interrupt supported, DMA suspend/resume
function
Byte, word and Dword transfers supported
Slaves with or without handshake ability supported due
to programmable cycle time
Different endian types supported
PCI DMA master transfer in block mode
Optional address increment in block mode.
7.15.3
DEBI
PINS
There are 21 DEBI pins. Most of the control signals
represent different functions with respect to the selected
interface mode (Intel/ISA or Motorola/68 kbytes).
Table 92
DEBI pin list
PIN NAME
TYPE
DESCRIPTION
AD15 to AD0
AS_ALE
UDS_WRN
LDS_RDN
RWN_SBHE
DTACK_RDY
GPIO3
input/output
output
output
output
output
input
input/output
multiplexed address and data lines
address strobe/address latch enable
upper data strobe/write not
lower data strobe/read not
read/write not/system byte HIGH enable
data acknowledge/ready (should be pulled HIGH if not used)
optional external interrupt input
(used here as input only)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7151 | Digital multistandard colour decoder with SCART interface DMSD2-SCART |
| SAA7151B | Digital multistandard colour decoder with SCART interface DMSD2-SCART |
| SAA7157 | Clock signal generator circuit for digital TV systems SCGC |
| SAA7157T | Clock signal generator circuit for digital TV systems SCGC |
| SAA7158 | Back END IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7146AH | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multimedia bridge, high performance Scaler and PCI circuit SPCI |
| SAA7146AH/V3,557 | 制造商:NXP Semiconductors 功能描述: |
| SAA7146AH/V4,557 | 功能描述:視頻 IC VIDEO PCI BRIDGE (QFP160) RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7146AH-V4.557 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multimedia bridge, high performance Scaler and PCI circuit |
| SAA7146AHZ | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multimedia bridge, high performance Scaler and PCI circuit SPCI |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。