參數(shù)資料
型號(hào): PXA270
廠(chǎng)商: Intel Corp.
英文描述: Electrical, Mechanical, and Thermal Specification
中文描述: 電氣,機(jī)械和熱規(guī)格
文件頁(yè)數(shù): 69/126頁(yè)
文件大?。?/td> 1563K
代理商: PXA270
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)當(dāng)前第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
Electrical, Mechanical, and Thermal Specification
6-5
Intel PXA270 Processor
AC Timing Specifications
6.2.3
Watchdog Reset Timing
Watchdog reset is generated internally and therefore has no external pin dependencies. The
nRESET_OUT pin is the only indicator of watchdog reset; it stays asserted for t
DHW_OUT
. The
timing is similar to that for GPIO reset — see
Figure 6-4
for details.
6.2.4
GPIO Reset Timing
GPIO reset is generated externally, and the source is reconfigured as a standard GPIO as soon as
the reset propagates internally. The clocks module is not reset by GPIO reset, so the timing varies
based on the selected clock frequency. If the clocks and power manager is in a frequency-change
sequence when GPIO reset is asserted (see
Section 5.5.1, “32.768-kHz Oscillator Specifications”
on page 5-9
.), then
Figure 6-4
shows the timing of GPIO reset, and
Table 6-5
shows the GPIO reset
timing specifications.
Note:
When bit GPROD is set in the Power Manager General Configuration register, nRESET_OUT is
not asserted during GPIO reset. For register details, see the “Clocks and Power Manager” chapter
in the
Intel PXA27x Processor Family Developer’s Manual
.
Table 6-4. Hardware Reset Timing Specifications (OSCC[CRI] = 1)
Symbol
Description
Min
Typical
Max
Units
t
6
Delay between nRESET asserted and
nRESET_OUT asserted
< 100 ns
10
ms
t
7
Assertion time of nRESET
6
ms
t
8
Delay between nRESET de-asserted and
nRESET_OUT de-asserted
2256
3265
ms
Figure 6-4. GPIO Reset Timing
GP[1]
nRESET_OUT
nCS0
tA_GPIO<1>
tDHW_OUT_A
tDHW_OUT
tCS0
相關(guān)PDF資料
PDF描述
PXAC37 XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce
PXB16050U NPN microwave power transistor
PY08-02 INDUSTRIERELAIS FASSUNG PCB
PY08-02186697 SOCKET PCB
PY14 INDUSTRIERELAIS CHASSIS MONTAGESOCKEL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PXA300 制造商:Marvell 功能描述:
PXA310 制造商:MARVELL 制造商全稱(chēng):MARVELL 功能描述:Rich Multimedia with Scalable Performance up to 624 MHz for Cost-Effective and Power-Effi cient Secure 3.5G Smartphones
PXA320 制造商:MARVELL 制造商全稱(chēng):MARVELL 功能描述:Cost-Effective, Scalable Performance up to 806 MHz for Power-Efficient, High-End Multimedia Handsets, Embedded Solutions, and Enterprise-Class Devices
PXA6.3VC101MF60TP 功能描述:鋁有機(jī)聚合物電容器 100UF 6.3V SMT CAN RoHS:否 制造商:Panasonic Electronic Components 電容:470 uF 容差:20 % 電壓額定值:2.5 V ESR:4.5 mOhms 工作溫度范圍:- 40 C to + 105 C 端接類(lèi)型:SMD/SMT 外殼直徑: 外殼長(zhǎng)度:7.3 mm 外殼寬度:4.3 mm 外殼高度:1.9 mm 封裝:Reel
PXA6.3VC471MH12TP 制造商:United Chemi-Con Inc 功能描述:Cap Aluminum 470uF 6.3V 20% (8 X 12mm) SMD 0.012 Ohm 4770mA 2000 hr 105°C T/R