參數(shù)資料
型號: PXA270
廠商: Intel Corp.
英文描述: Electrical, Mechanical, and Thermal Specification
中文描述: 電氣,機(jī)械和熱規(guī)格
文件頁數(shù): 101/126頁
文件大?。?/td> 1563K
代理商: PXA270
Electrical, Mechanical, and Thermal Specification
6-37
Intel PXA270 Processor
AC Timing Specifications
6.4.6.1
Variable Latency I/O Read Timing
Figure 6-24
shows the timing for 32-bit variable-latency I/O (VLIO) memory reads.
Table 6-20
lists the timing parameters used in these diagrams.
Table 6-20. VLIO Timing
Symbols
Parameters
MIN
TYP
MAX
2
Units
1
Notes
tvlioAS
Address setup to nCS asserted
1
1
clk_mem
tvlioAH
Address hold from nPWE/nOE de-
asserted
2
MSCx[RDN]
30
clk_mem
tvlioASRW0
Address setup to nPWE/nOE
asserted (1st access)
3
3
clk_mem
tvlioASRWn
Address setup to nPWE/nOE
asserted (next access(es))
2
MSCx[RDN]
30
clk_mem
tvlioCES
nCS setup to nPWE/nOE asserted
2
2
clk_mem
tvlioCEH
nCS hold from nPWE/nOE de-
asserted
1
1
clk_mem
tvlioDSWH
MD/DQM setup (minimum) to nPWE
de-asserted
5
MSCx[RDF]+2
32
clk_mem
tvlioDH
MD/DQM hold from nPWE de-
asserted
1
1
clk_mem
tvlioDSOH
MD setup to address changing
1.5
clk_mem
tvlioDOH
MD hold from address changing
0
ns
tvlioRDYH
RDY hold from nPWE/nOE de-
asserted
0
ns
tvlioRWA
nPWE/nOE assert period between
writes
4
MSC[RDF]+1 +
Waits
31 +
Waits
clk_mem
tvlioRWD
nPWE/nOE de-asserted period
between writes
4
MSCx[RDN*2]
60
clk_mem
3
tvlioCD
nCS de-asserted after a read/write to
next nCS or nSDCS asserted
(minimum)
1
MSCx[RRR]*2 +
1
15
clk_mem
NOTES:
1. Numbers shown as integer multiples of the CLK_MEM period are ideal. Actual numbers vary with pin-to-pin differences in
loading and transition direction (rise or fall).
2. Maximum values reflect the register dynamic ranges.
3. Depending on the programmed value of MSC[RDN] and the clk_mem speed, this can be a significant amount of time.
Processor does not drive the data bus during this time between transfers. If the VLIO does not drive the data bus during this
time between transfers, the data bus is not driven for this period of time. If MSC[RDN] is programmed to 60 (which equals 60
CLK_MEM cycles), then the data bus could potentially not be driven for 30*2 = 60 CLK_MEM cycles.
相關(guān)PDF資料
PDF描述
PXAC37 XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce
PXB16050U NPN microwave power transistor
PY08-02 INDUSTRIERELAIS FASSUNG PCB
PY08-02186697 SOCKET PCB
PY14 INDUSTRIERELAIS CHASSIS MONTAGESOCKEL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PXA300 制造商:Marvell 功能描述:
PXA310 制造商:MARVELL 制造商全稱:MARVELL 功能描述:Rich Multimedia with Scalable Performance up to 624 MHz for Cost-Effective and Power-Effi cient Secure 3.5G Smartphones
PXA320 制造商:MARVELL 制造商全稱:MARVELL 功能描述:Cost-Effective, Scalable Performance up to 806 MHz for Power-Efficient, High-End Multimedia Handsets, Embedded Solutions, and Enterprise-Class Devices
PXA6.3VC101MF60TP 功能描述:鋁有機(jī)聚合物電容器 100UF 6.3V SMT CAN RoHS:否 制造商:Panasonic Electronic Components 電容:470 uF 容差:20 % 電壓額定值:2.5 V ESR:4.5 mOhms 工作溫度范圍:- 40 C to + 105 C 端接類型:SMD/SMT 外殼直徑: 外殼長度:7.3 mm 外殼寬度:4.3 mm 外殼高度:1.9 mm 封裝:Reel
PXA6.3VC471MH12TP 制造商:United Chemi-Con Inc 功能描述:Cap Aluminum 470uF 6.3V 20% (8 X 12mm) SMD 0.012 Ohm 4770mA 2000 hr 105°C T/R