- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄368095 > PPC405EZ-CSAfffTx (Applied Micro Circuits Corp.) PowerPC 405EZ Embedded Processor PDF資料下載
| 型號(hào)： | PPC405EZ-CSAfffTx |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | PowerPC 405EZ Embedded Processor |
| 中文描述： | 嵌入式處理器的PowerPC 405EZ |
| 文件頁(yè)數(shù)： | 49/54頁(yè) |
| 文件大?。?/td> | 362K |
| 代理商： | PPC405EZ-CSAFFFTX |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)當(dāng)前第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)
PPC405EZ – PowerPC 405EZ Embedded Processor
Revision 1.27 - August 22, 2007
AMCC Proprietary
49
Preliminary Data Sheet
ADC_InTrig
ADC_VRef
DAC_CRef
DAC_IOutP
DAC_IPTrig
DAC_IRRef
DAC_VRef
DAC_GRef
PWM_DivClk
PWM_OE[0]
PWM_OE[1:3]
PWM_TBA
PWM_1:15
IEEE_1588TS
Interrupts Interface
[IRQ0:4]
JTAG Interface
TCK
TDI
TDO
TMS
TRST
System Interface
GPIO000:31
GPIO100:20
Halt
SysErr
SysReset
TestEn
DebugEn
SysClk
na
na
na
na
na
na
na
na
na
na
na
na
19.1
na
na
na
19.1
19.1
19.1
19.1
19.1
19.1
na
na
na
na
8.7
na
na
na
8.7
8.7
8.7
8.7
8.7
8.7
na
na
na
na
na
na
5
5
5
5
5
19.1
8.7
na
22.5
na
22.5
na
na
0
na
0
na
na
na
25
na
na
na
na
0
na
na
na
na
19.1
na
na
na
na
8.7
na
na
TCK
TCK
TCK
TCK
na
na
22.5
na
na
na
na
na
na
na
0
na
na
na
na
na
na
na
na
15
na
na
na
na
na
na
na
25.5
na
na
na
na
19.1
19.1
na
19.1
19.1
na
na
na
8.7
8.7
na
8.7
8.7
na
na
na
TCK
TCK
async
async
Table 15. I/O Specifications—All CPU Speeds (Sheet 2 of 2)
Notes:
1. Ethernet interface meets timing requirements as defined by IEEE 802.3 standard. Timing shown is with EMAC noise filter
selected.
2. For all interfaces, I/O H is specified at 2.4 V and I/O L is specified at 0.4 V.
3. Maximum skew between IIC output signals is 6ns.
4. Maximum skew between all SPI output signals is 3ns. All SPI inputs signals are latched with less than 4ns of skew between
channels.
5. Maximum skew between all PWM output signals is 3.75ns. All PWM input signals are latched with less than 2.5ns of skew
between channels.
Signal
Input (ns)
Output (ns)
Output Current (mA)
I/O H
(min)
Clock
Notes
Setup Time
(T
IS
min)
Hold Time
(T
IH
min)
Valid Delay
(T
OV
max)
Hold Time
(T
OH
min)
I/O L
(min)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PPC405GP-3BE133C | Power PC 405GP Embedded Processor |
| PPC405GP-3KE133C | Power PC 405GP Embedded Processor |
| PPC405GP-3KE133CZ | Power PC 405GP Embedded Processor |
| PPC405GP-3KE200C | Power PC 405GP Embedded Processor |
| PPC405GP-3KE200CZ | Power PC 405GP Embedded Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PPC405GP-3BE133C | 制造商:AppliedMicro 功能描述:MPU 405GP RISC 32BIT 0.25UM 133MHZ 3.3V 456PIN EBGA - Trays |
| PPC405GP-3BE133CZ | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 405GP Embedded Processor |
| PPC405GP-3BE200C | 制造商:AppliedMicro 功能描述:MPU 405GP RISC 32-Bit 0.25um 200MHz 3.3V 456-Pin EBGA Tray |
| PPC405GP-3BE200CZ | 制造商:AppliedMicro 功能描述:MPU 405GP RISC 32-Bit 0.25um 200MHz 3.3V 456-Pin EBGA T/R |
| PPC405GP-3BE266C | 制造商:AppliedMicro 功能描述:MPU 405GP RISC 32-Bit 0.25um 266MHz 3.3V 456-Pin EBGA Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。