參數(shù)資料
型號(hào): PPC405EZ-CSAfffTx
廠商: Applied Micro Circuits Corp.
英文描述: PowerPC 405EZ Embedded Processor
中文描述: 嵌入式處理器的PowerPC 405EZ
文件頁(yè)數(shù): 37/54頁(yè)
文件大?。?/td> 362K
代理商: PPC405EZ-CSAFFFTX
PPC405EZ – PowerPC 405EZ Embedded Processor
Revision 1.27 - August 22, 2007
AMCC Proprietary
37
Preliminary Data Sheet
Analog to Digital (ADC) Interface
ADC_In0:7
Analog inputs.
Analog inputs to the ADC should be referenced to ADC_AGND and
should not exceed the value of VRef.
I
Analog Wide-
Wire receiver
ADC_InTrig
Input trigger.
I
3.3V LVTTL
ADC_VRef
Analog input reference voltage.
Allowable voltage range is 2V–ADC_AV
DD
.
I
Analog Wide-
Wire receiver
Digital to Analog (DAC) Interface
DAC_CRef
Reference voltage for the gate of the DAC current sources. This
voltage should be connected to the DAC_AV
DD
voltage with a 1nF
filter capacitor at the signal pin.
I
Analog Wide-
Wire driver
DAC_IOutP
Analog positive output current.
O
Analog Wide-
Wire driver
DAC_IPTrig
Input trigger.
I
3.3V LVTTL
DAC_IRRef
Analog input reference current.
I
Analog Wide-
Wire driver
DAC_VRef
Analog band gap voltage reference input.
Allowable voltage range is 1.15V–1.26V, with a typical value of
1.174V.
I
Analog Wide-
Wire driver
DAC_GRef
Reference voltage for the gate of the cascode device in the DAC
current sources. This voltage should be connected to the DAC_AV
DD
voltage with a 1nF filter capacitor at the signal pin.
I
Analog Wide-
Wire driver
Controller Area Network Interface
CAN0_Rx
Receive input.
I
3.3V LVTTL
Rcvr w/pull-up
5
CAN0_Tx
Transmit output.
O
3.3V LVTTL
CAN0_TxE
Transmit enable.
O
3.3V LVTTL
CAN1_Rx
Receive input.
I
3.3V LVTTL
5
CAN1_Tx
Transmit output.
O
3.3V LVTTL
CAN1_TxE
Transmit enable.
O
3.3V LVTTL
Table 6. Signal Functional Description (Sheet 3 of 6)
Notes:
1. Receiver input has hysteresis.
2. Must pull up. See “Pull-Up and Pull-Down Resistors” on page 34 for recommended termination values.
3. Must pull down. See “Pull-Up and Pull-Down Resistors” on page 34 for recommended termination values.
4. If not used, must pull up.
5. If not used, must pull down.
6. Strapping input during reset; pull up or pull down as required.
Signal Name
Description
I/O
Type
Notes
相關(guān)PDF資料
PDF描述
PPC405GP-3BE133C Power PC 405GP Embedded Processor
PPC405GP-3KE133C Power PC 405GP Embedded Processor
PPC405GP-3KE133CZ Power PC 405GP Embedded Processor
PPC405GP-3KE200C Power PC 405GP Embedded Processor
PPC405GP-3KE200CZ Power PC 405GP Embedded Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PPC405GP-3BE133C 制造商:AppliedMicro 功能描述:MPU 405GP RISC 32BIT 0.25UM 133MHZ 3.3V 456PIN EBGA - Trays
PPC405GP-3BE133CZ 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 405GP Embedded Processor
PPC405GP-3BE200C 制造商:AppliedMicro 功能描述:MPU 405GP RISC 32-Bit 0.25um 200MHz 3.3V 456-Pin EBGA Tray
PPC405GP-3BE200CZ 制造商:AppliedMicro 功能描述:MPU 405GP RISC 32-Bit 0.25um 200MHz 3.3V 456-Pin EBGA T/R
PPC405GP-3BE266C 制造商:AppliedMicro 功能描述:MPU 405GP RISC 32-Bit 0.25um 266MHz 3.3V 456-Pin EBGA Tray