![](http://datasheet.mmic.net.cn/330000/PM7325_datasheet_16444376/PM7325_81.png)
S/UNI-ATLAS-3200 Telecom Standard Product Data Sheet
Preliminary
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-1990553, Issue 4
81
The VPI/VCI search results in a VCRA[15:0] value which points to a VC Table record. The
fields of each VC Table record are described below.
When a new VC is provisioned, the management software must initialize the contents of the VC
Table record. Once provisioned, the management software can retrieve the contents of the VC
Table record.
Table 9 VC Table Fields used in Cell Processing
Row
127
0
0
Action 2
(2)
Inc 2
(14)
Limit 2
(14)
Action 1
(2)
Inc 1
(14)
Limit 1
(14)
Field B
(12)
VPI
(12)
VCI
(16)
2
Bwds VCRA
(16)
VC Table
CRC-10 (10)
1
Status
(10)
Configuration
(14)
OAM
Configuration
(23)
Internal
Status
(21)
Policing
Configuration
(11)
Reserved
(16)
Maximum
Frame Length
(11)
GFR State
(3)
Policing
Reserved
(3)
ETE Received
Defect Type
(8)
Segment
Received
Defect Type
(8)
2
Alternate Count 2 (32)
Alternate Count 1 (32)
Count 2 (32)
Count 1 (32)
3
Unused
(1)
Remaining Frame Count
(11)
Non-Compliant Count 3
(16)
Non-Compliant Count 2
(16)
Non-Compliant Count 1
(16)
TAT2 (34)
TAT1 (34)
4
Unused
(4)
Translated VPI (12)
Translated VCI (16)
Translated HEC (8)
Translated UDF (24)
Translated Pre/Po 1
(32)
Translated Pre/Po 2
(32)
5
Segment Received Defect Location (128)
6
End-to-End Received Defect Location (128)
Table 10 Status VC Table Field
Bit
Name
Description
9
FIFO Must Write
This bit should be set to zero when the connection is setup.
8
DRAM_CRC_Err
When this bit is logic 1, this VC table entry has suffered a DRAM CRC-
10 error. If the Inact_on_DRAM_Error register bit in the Cell Processor
Configuration Register is logic 1, and this bit is a logic 1, then the
connection is considered inactive. This bit can only be cleared by a
microprocessor write.
7
OAM_Failure
This bit becomes a logic 1 if a segment or end-to-end RDI, AIS or CC
condition has persisted for 3.5
±
0.5 seconds. OAM_Failure is cleared
as soon as no RDI, AIS or CC condition remains.
6
AIS_end_to_end alarm
This bit becomes a logic 1 upon receipt of a single end-to-end AIS cell.
The alarm status is cleared upon the receipt of a single user cell or end-
to-end CC cell, or if no end-to-end AIS cell has been received within the
last 2.5
±
0.5 sec.
This bit becomes a logic 1 upon receipt of a single segment AIS cell.
The alarm status is cleared upon the receipt of a single user cell or
segment CC cell, or if no segment AIS cell has been received within the
last 2.5
±
0.5 sec.
This bit becomes a logic 1 upon receipt of a single end-to-end RDI cell.
This bit is cleared if no end-to-end RDI cell has been received within the
last 2.5
±
0.5 sec.
This bit becomes a logic 1 upon receipt of a single segment RDI cell.
This bit is cleared if no segment RDI cell has been received within the
latest 2.5
±
0.5 sec.
This bit becomes a logic 1 if no user cell or end-to-end CC cell has
been received within the last 3.5
±
0.5 sec. This bit is cleared upon
receipt of a user cell, or end-to-end CC cell. If this connection is an
5
AIS_segment alarm
4
RDI_end_to_end alarm
3
RDI_segment alarm
2
CC_end_to_end alarm